[PATCH] D111386: RFC: [Hexagon] Mark target as not "machine verifier clean"

Matthias Braun via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Thu Oct 7 23:06:19 PDT 2021


MatzeB added a comment.

I wonder if hexagon could just do `MachineRegisterInfo::invalidateLiveness` to solve things, or if there's other issues.

Short of that, how about adding a `bool FailsVerification;` to the MachineFunction that target passes could set to skip further verification? That way hexagon could still keep verification enabled for earlier passes.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D111386/new/

https://reviews.llvm.org/D111386



More information about the llvm-commits mailing list