[PATCH] D111018: [X86][Costmodel] Load/store i16 Stride=3 VF=32 interleaving costs
Roman Lebedev via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Sun Oct 3 13:36:13 PDT 2021
lebedev.ri updated this revision to Diff 376778.
lebedev.ri added a comment.
Hmm, i did it again.
All of the analysis is right, but i have uploaded the wrong diff.
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D111018/new/
https://reviews.llvm.org/D111018
Files:
llvm/lib/Target/X86/X86TargetTransformInfo.cpp
llvm/test/Analysis/CostModel/X86/interleaved-load-i16-stride-3.ll
llvm/test/Analysis/CostModel/X86/interleaved-store-i16-stride-3.ll
Index: llvm/test/Analysis/CostModel/X86/interleaved-store-i16-stride-3.ll
===================================================================
--- llvm/test/Analysis/CostModel/X86/interleaved-store-i16-stride-3.ll
+++ llvm/test/Analysis/CostModel/X86/interleaved-store-i16-stride-3.ll
@@ -30,7 +30,7 @@
; AVX2: LV: Found an estimated cost of 9 for VF 4 For instruction: store i16 %v2, i16* %out2, align 2
; AVX2: LV: Found an estimated cost of 14 for VF 8 For instruction: store i16 %v2, i16* %out2, align 2
; AVX2: LV: Found an estimated cost of 30 for VF 16 For instruction: store i16 %v2, i16* %out2, align 2
-; AVX2: LV: Found an estimated cost of 258 for VF 32 For instruction: store i16 %v2, i16* %out2, align 2
+; AVX2: LV: Found an estimated cost of 60 for VF 32 For instruction: store i16 %v2, i16* %out2, align 2
;
; AVX512: LV: Found an estimated cost of 1 for VF 1 For instruction: store i16 %v2, i16* %out2, align 2
; AVX512: LV: Found an estimated cost of 6 for VF 2 For instruction: store i16 %v2, i16* %out2, align 2
Index: llvm/test/Analysis/CostModel/X86/interleaved-load-i16-stride-3.ll
===================================================================
--- llvm/test/Analysis/CostModel/X86/interleaved-load-i16-stride-3.ll
+++ llvm/test/Analysis/CostModel/X86/interleaved-load-i16-stride-3.ll
@@ -30,7 +30,7 @@
; AVX2: LV: Found an estimated cost of 10 for VF 4 For instruction: %v0 = load i16, i16* %in0, align 2
; AVX2: LV: Found an estimated cost of 11 for VF 8 For instruction: %v0 = load i16, i16* %in0, align 2
; AVX2: LV: Found an estimated cost of 31 for VF 16 For instruction: %v0 = load i16, i16* %in0, align 2
-; AVX2: LV: Found an estimated cost of 258 for VF 32 For instruction: %v0 = load i16, i16* %in0, align 2
+; AVX2: LV: Found an estimated cost of 62 for VF 32 For instruction: %v0 = load i16, i16* %in0, align 2
;
; AVX512: LV: Found an estimated cost of 1 for VF 1 For instruction: %v0 = load i16, i16* %in0, align 2
; AVX512: LV: Found an estimated cost of 4 for VF 2 For instruction: %v0 = load i16, i16* %in0, align 2
Index: llvm/lib/Target/X86/X86TargetTransformInfo.cpp
===================================================================
--- llvm/lib/Target/X86/X86TargetTransformInfo.cpp
+++ llvm/lib/Target/X86/X86TargetTransformInfo.cpp
@@ -5096,6 +5096,7 @@
{3, MVT::v4i16, 7}, // (load 12i16 and) deinterleave into 3 x 4i16
{3, MVT::v8i16, 9}, // (load 24i16 and) deinterleave into 3 x 8i16
{3, MVT::v16i16, 28}, // (load 48i16 and) deinterleave into 3 x 16i16
+ {3, MVT::v32i16, 56}, // (load 96i16 and) deinterleave into 3 x 32i16
{3, MVT::v8i32, 17}, // (load 24i32 and) deinterleave into 3 x 8i32
@@ -5153,6 +5154,7 @@
{3, MVT::v4i16, 6}, // interleave 3 x 4i16 into 12i16 (and store)
{3, MVT::v8i16, 12}, // interleave 3 x 8i16 into 24i16 (and store)
{3, MVT::v16i16, 27}, // interleave 3 x 16i16 into 48i16 (and store)
+ {3, MVT::v32i16, 54}, // interleave 3 x 32i16 into 96i16 (and store)
{4, MVT::v2i8, 4}, // interleave 4 x 2i8 into 8i8 (and store)
{4, MVT::v4i8, 4}, // interleave 4 x 4i8 into 16i8 (and store)
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D111018.376778.patch
Type: text/x-patch
Size: 3206 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20211003/5773e90e/attachment.bin>
More information about the llvm-commits
mailing list