[PATCH] D110969: [X86][Costmodel] Load/store i8 Stride=4 VF=8 interleaving costs
Roman Lebedev via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Sat Oct 2 03:53:06 PDT 2021
This revision was automatically updated to reflect the committed changes.
Closed by commit rG74e4a0e32757: [X86][Costmodel] Load/store i8 Stride=4 VF=8 interleaving costs (authored by lebedev.ri).
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D110969/new/
https://reviews.llvm.org/D110969
Files:
llvm/lib/Target/X86/X86TargetTransformInfo.cpp
llvm/test/Analysis/CostModel/X86/interleaved-load-i8-stride-4.ll
llvm/test/Analysis/CostModel/X86/interleaved-store-i8-stride-4.ll
Index: llvm/test/Analysis/CostModel/X86/interleaved-store-i8-stride-4.ll
===================================================================
--- llvm/test/Analysis/CostModel/X86/interleaved-store-i8-stride-4.ll
+++ llvm/test/Analysis/CostModel/X86/interleaved-store-i8-stride-4.ll
@@ -28,7 +28,7 @@
; AVX2: LV: Found an estimated cost of 1 for VF 1 For instruction: store i8 %v3, i8* %out3, align 1
; AVX2: LV: Found an estimated cost of 5 for VF 2 For instruction: store i8 %v3, i8* %out3, align 1
; AVX2: LV: Found an estimated cost of 5 for VF 4 For instruction: store i8 %v3, i8* %out3, align 1
-; AVX2: LV: Found an estimated cost of 11 for VF 8 For instruction: store i8 %v3, i8* %out3, align 1
+; AVX2: LV: Found an estimated cost of 5 for VF 8 For instruction: store i8 %v3, i8* %out3, align 1
; AVX2: LV: Found an estimated cost of 12 for VF 16 For instruction: store i8 %v3, i8* %out3, align 1
; AVX2: LV: Found an estimated cost of 16 for VF 32 For instruction: store i8 %v3, i8* %out3, align 1
;
Index: llvm/test/Analysis/CostModel/X86/interleaved-load-i8-stride-4.ll
===================================================================
--- llvm/test/Analysis/CostModel/X86/interleaved-load-i8-stride-4.ll
+++ llvm/test/Analysis/CostModel/X86/interleaved-load-i8-stride-4.ll
@@ -28,7 +28,7 @@
; AVX2: LV: Found an estimated cost of 1 for VF 1 For instruction: %v0 = load i8, i8* %in0, align 1
; AVX2: LV: Found an estimated cost of 5 for VF 2 For instruction: %v0 = load i8, i8* %in0, align 1
; AVX2: LV: Found an estimated cost of 5 for VF 4 For instruction: %v0 = load i8, i8* %in0, align 1
-; AVX2: LV: Found an estimated cost of 21 for VF 8 For instruction: %v0 = load i8, i8* %in0, align 1
+; AVX2: LV: Found an estimated cost of 13 for VF 8 For instruction: %v0 = load i8, i8* %in0, align 1
; AVX2: LV: Found an estimated cost of 41 for VF 16 For instruction: %v0 = load i8, i8* %in0, align 1
; AVX2: LV: Found an estimated cost of 84 for VF 32 For instruction: %v0 = load i8, i8* %in0, align 1
;
Index: llvm/lib/Target/X86/X86TargetTransformInfo.cpp
===================================================================
--- llvm/lib/Target/X86/X86TargetTransformInfo.cpp
+++ llvm/lib/Target/X86/X86TargetTransformInfo.cpp
@@ -5096,7 +5096,7 @@
{4, MVT::v2i8, 4}, // (load 8i8 and) deinterleave into 4 x 2i8
{4, MVT::v4i8, 4}, // (load 16i8 and) deinterleave into 4 x 4i8
- {4, MVT::v8i8, 20}, // (load 32i8 and) deinterleave into 4 x 8i8
+ {4, MVT::v8i8, 12}, // (load 32i8 and) deinterleave into 4 x 8i8
{4, MVT::v16i8, 39}, // (load 64i8 and) deinterleave into 4 x 16i8
{4, MVT::v32i8, 80}, // (load 128i8 and) deinterleave into 4 x 32i8
@@ -5146,7 +5146,7 @@
{4, MVT::v2i8, 4}, // interleave 4 x 2i8 into 8i8 (and store)
{4, MVT::v4i8, 4}, // interleave 4 x 4i8 into 16i8 (and store)
- {4, MVT::v8i8, 10}, // interleave 4 x 8i8 into 32i8 (and store)
+ {4, MVT::v8i8, 4}, // interleave 4 x 8i8 into 32i8 (and store)
{4, MVT::v16i8, 10}, // interleave 4 x 16i8 into 64i8 (and store)
{4, MVT::v32i8, 12}, // interleave 4 x 32i8 into 128i8 (and store)
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D110969.376696.patch
Type: text/x-patch
Size: 3201 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20211002/3a074555/attachment.bin>
More information about the llvm-commits
mailing list