[PATCH] D110307: [RISCV] Add missing op type OPERAND_UIMM2, OPERAND_UIMM3 and OPERAND_UIMM7 for verifyInstruction
Jim Lin via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Thu Sep 23 04:40:33 PDT 2021
This revision was landed with ongoing or failed builds.
This revision was automatically updated to reflect the committed changes.
Closed by commit rGfbacf5ad385c: [RISCV] Add missing op type OPERAND_UIMM2, OPERAND_UIMM3 and OPERAND_UIMM7 for… (authored by Jim).
Herald added a subscriber: achieveartificialintelligence.
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D110307/new/
https://reviews.llvm.org/D110307
Files:
llvm/lib/Target/RISCV/RISCVInstrInfo.cpp
Index: llvm/lib/Target/RISCV/RISCVInstrInfo.cpp
===================================================================
--- llvm/lib/Target/RISCV/RISCVInstrInfo.cpp
+++ llvm/lib/Target/RISCV/RISCVInstrInfo.cpp
@@ -919,12 +919,21 @@
switch (OpType) {
default:
llvm_unreachable("Unexpected operand type");
+ case RISCVOp::OPERAND_UIMM2:
+ Ok = isUInt<2>(Imm);
+ break;
+ case RISCVOp::OPERAND_UIMM3:
+ Ok = isUInt<3>(Imm);
+ break;
case RISCVOp::OPERAND_UIMM4:
Ok = isUInt<4>(Imm);
break;
case RISCVOp::OPERAND_UIMM5:
Ok = isUInt<5>(Imm);
break;
+ case RISCVOp::OPERAND_UIMM7:
+ Ok = isUInt<7>(Imm);
+ break;
case RISCVOp::OPERAND_UIMM12:
Ok = isUInt<12>(Imm);
break;
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D110307.374506.patch
Type: text/x-patch
Size: 859 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210923/77c10608/attachment.bin>
More information about the llvm-commits
mailing list