[PATCH] D109881: [AMDGPU] Divergence-driven instruction selection for mul i32
Jay Foad via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Wed Sep 22 01:36:53 PDT 2021
This revision was landed with ongoing or failed builds.
This revision was automatically updated to reflect the committed changes.
Closed by commit rG3828ea6181fd: [AMDGPU] Divergence-driven instruction selection for mul i32 (authored by foad).
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D109881/new/
https://reviews.llvm.org/D109881
Files:
llvm/lib/Target/AMDGPU/SOPInstructions.td
llvm/lib/Target/AMDGPU/VOP3Instructions.td
llvm/test/CodeGen/AMDGPU/urem-seteq-illegal-types.ll
llvm/test/CodeGen/AMDGPU/vgpr-liverange-ir.ll
llvm/test/CodeGen/AMDGPU/wwm-reserved-spill.ll
llvm/test/CodeGen/AMDGPU/wwm-reserved.ll
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D109881.374152.patch
Type: text/x-patch
Size: 11547 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210922/621fc6c7/attachment.bin>
More information about the llvm-commits
mailing list