[PATCH] D109729: [RISCV] Optimize (add (shl x, c0), (shl y, c1))

Craig Topper via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Sat Sep 18 16:12:34 PDT 2021

Previous message: [PATCH] D109729: [RISCV] Optimize (add (shl x, c0), (shl y, c1))
Next message: [llvm] a72763a - [Hexagon] Handle bitcast of i64/i128 -> v64i1/v128i1
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

craig.topper added a comment.

I'm inclined to prefer D108916 <https://reviews.llvm.org/D108916> over this.


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D109729/new/

https://reviews.llvm.org/D109729

Previous message: [PATCH] D109729: [RISCV] Optimize (add (shl x, c0), (shl y, c1))
Next message: [llvm] a72763a - [Hexagon] Handle bitcast of i64/i128 -> v64i1/v128i1
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list