[PATCH] D100721: [SCEVExpander] Try to create ASHR instr for expanded SCEV expr.

Florian Hahn via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Mon Sep 13 03:21:11 PDT 2021

Previous message: [PATCH] D108200: [llvm][sve] Lowering for VLS masked extending loads
Next message: [llvm] c24fc37 - [VectorCombine] Support AND/UREM indices that require freezing.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

fhahn abandoned this revision.
fhahn added a comment.

> I'm dropping this for a bit, as the commit introducing the perf regression has been reverted for now.

Abandoning for now.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D100721/new/

https://reviews.llvm.org/D100721

Previous message: [PATCH] D108200: [llvm][sve] Lowering for VLS masked extending loads
Next message: [llvm] c24fc37 - [VectorCombine] Support AND/UREM indices that require freezing.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list