[PATCH] D109260: [RISCV] Add SiFive cores E and S series

Alexander Pivovarov via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Wed Sep 8 15:58:55 PDT 2021


apivovarov added a comment.

Craig, I fixed all of the issue on Fri. Could you look at the patch again? Thank you


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D109260/new/

https://reviews.llvm.org/D109260



More information about the llvm-commits mailing list