[PATCH] D108966: [RISCV] Teach instruction selection to elide sext.w in some cases.

Alex Bradbury via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Thu Sep 2 06:24:02 PDT 2021

Previous message: [PATCH] D108966: [RISCV] Teach instruction selection to elide sext.w in some cases.
Next message: [PATCH] D108966: [RISCV] Teach instruction selection to elide sext.w in some cases.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

asb accepted this revision.
asb added a comment.
This revision is now accepted and ready to land.

LGTM!


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D108966/new/

https://reviews.llvm.org/D108966

Previous message: [PATCH] D108966: [RISCV] Teach instruction selection to elide sext.w in some cases.
Next message: [PATCH] D108966: [RISCV] Teach instruction selection to elide sext.w in some cases.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list