[PATCH] D109073: BPF: make 32bit register spill with 64bit alignment

[Yonghong Song via Phabricator via llvm-commits]

yonghong-song added a subscriber: pchaigno.
yonghong-song added a comment.

@pchaigno this patch has a potential to increase stack size for alu32 (or -mcpu=v3) mode. I am not sure whether cilium uses -mcpu=v3 or not. Could you help check how much cilium bpf program stack size increases under -mcpu=v3 and whether the verification still succeed? You can use verifier log level 4 to get stats (see selftest bpf_verif_scale). Thanks!


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D109073/new/

https://reviews.llvm.org/D109073