[PATCH] D109076: [RISCV] Use GPRNoX0 for source register to WriteSysReg/SwapSysReg pseudo instructions.
Jessica Clarke via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Wed Sep 1 11:10:28 PDT 2021
jrtc27 requested changes to this revision.
jrtc27 added a comment.
This revision now requires changes to proceed.
It's only CSRRS/CSRRC (and their immediate counterparts) that special-case a zero source (whereas it's only CSRRW (and its immediate counterpart) that special-case a zero destination). So the existing code is fine AFAICT.
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D109076/new/
https://reviews.llvm.org/D109076
More information about the llvm-commits
mailing list