[PATCH] D108973: [SLP][RISCV] Implement unsigned getMinVectorRegisterBitWidth() for RISCV
Luke via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Tue Aug 31 01:19:31 PDT 2021
luke957 created this revision.
Herald added subscribers: vkmr, frasercrmck, evandro, luismarques, apazos, sameer.abuasal, s.egerton, Jim, benna, psnobl, jocewei, PkmX, the_o, brucehoult, MartinMosbeck, rogfer01, edward-jones, zzheng, jrtc27, shiva0217, kito-cheng, niosHD, sabuasal, simoncook, johnrusso, rbar, asb, hiraditya.
luke957 requested review of this revision.
Herald added subscribers: llvm-commits, MaskRay.
Herald added a project: LLVM.
Implement method `unsigned getMinVectorRegisterBitWidth()` for RISCV
Repository:
rG LLVM Github Monorepo
https://reviews.llvm.org/D108973
Files:
llvm/lib/Target/RISCV/RISCVTargetTransformInfo.h
Index: llvm/lib/Target/RISCV/RISCVTargetTransformInfo.h
===================================================================
--- llvm/lib/Target/RISCV/RISCVTargetTransformInfo.h
+++ llvm/lib/Target/RISCV/RISCVTargetTransformInfo.h
@@ -72,6 +72,10 @@
llvm_unreachable("Unsupported register kind");
}
+ unsigned getMinVectorRegisterBitWidth() const {
+ return ST->hasStdExtV() ? ST->getMinRVVVectorSizeInBits() : 0;
+ }
+
InstructionCost getGatherScatterOpCost(unsigned Opcode, Type *DataTy,
const Value *Ptr, bool VariableMask,
Align Alignment,
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D108973.369648.patch
Type: text/x-patch
Size: 645 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210831/17a852f9/attachment.bin>
More information about the llvm-commits
mailing list