[PATCH] D108815: [AMDGPU] Introduce RC flags for vector register classes

[Christudasan Devadasan via Phabricator via llvm-commits]

cdevadas updated this revision to Diff 369241.
cdevadas edited the summary of this revision.
cdevadas added a comment.

SIRegisterClass interface only for the reg classes that use TSFlags.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D108815/new/

https://reviews.llvm.org/D108815

Files:
  llvm/lib/Target/AMDGPU/SIDefines.h
  llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp
  llvm/lib/Target/AMDGPU/SIRegisterInfo.h
  llvm/lib/Target/AMDGPU/SIRegisterInfo.td

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D108815.369241.patch
Type: text/x-patch
Size: 10309 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210828/4b5c1477/attachment.bin>