[PATCH] D108557: [docs, AMDGPU] Fix typo in dwarf register number mapping

[Venkata Ramanaiah Nalamothu via Phabricator via llvm-commits]

This revision was automatically updated to reflect the committed changes.
Closed by commit rG9b9e7f6f4e05: [docs, AMDGPU] Fix typo in dwarf register number mapping (authored by RamNalamothu).

Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D108557/new/

https://reviews.llvm.org/D108557

Files:
  llvm/docs/AMDGPUUsage.rst


Index: llvm/docs/AMDGPUUsage.rst
===================================================================
--- llvm/docs/AMDGPUUsage.rst
+++ llvm/docs/AMDGPUUsage.rst
@@ -1719,7 +1719,7 @@
    512            VCC_32            32       Vector Condition Code Register
                                              when executing in wavefront 32
                                              mode.
-   513-1023       *Reserved*                 *Reserved for future Vector
+   513-767        *Reserved*                 *Reserved for future Vector
                                              Architectural Registers when
                                              executing in wavefront 32 mode.*
    768            VCC_64            64       Vector Condition Code Register


-------------- next part --------------
A non-text attachment was scrubbed...
Name: D108557.368947.patch
Type: text/x-patch
Size: 768 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210826/3b8b35d2/attachment.bin>