[PATCH] D108706: [AArch64][SVE] Optimize ptrue predicate pattern with known sve register width.

[JunMa via Phabricator via llvm-commits]

junparser created this revision.
junparser added reviewers: paulwalker-arm, efriedma, david-arm, bsmith, kmclaughlin.
Herald added subscribers: ctetreau, psnobl, hiraditya, kristof.beyls, tschuett.
junparser requested review of this revision.
Herald added a project: LLVM.
Herald added a subscriber: llvm-commits.

For vectors that are exactly equal to getMaxSVEVectorSizeInBits, just use
AArch64SVEPredPattern::all, which can enable the use of unpredicated ptrue when available.

TestPlan: check-llvm


Repository:
  rG LLVM Github Monorepo

https://reviews.llvm.org/D108706

Files:
  llvm/lib/Target/AArch64/AArch64ISelLowering.cpp
  llvm/test/CodeGen/AArch64/insert-subvector-res-legalization.ll
  llvm/test/CodeGen/AArch64/sve-extract-vector.ll
  llvm/test/CodeGen/AArch64/sve-insert-vector.ll
  llvm/test/CodeGen/AArch64/sve-vscale-attr.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D108706.368644.patch
Type: text/x-patch
Size: 5228 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210825/d9473006/attachment.bin>