[PATCH] D108566: [AArch64][GlobalISel] Add regbankselect support for G_LLROUND

[Jessica Paquette via Phabricator via llvm-commits]

This revision was landed with ongoing or failed builds.
This revision was automatically updated to reflect the committed changes.
Closed by commit rGa2c8e1765808: [AArch64][GlobalISel] Add regbankselect support for G_LLROUND (authored by paquette).

Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D108566/new/

https://reviews.llvm.org/D108566

Files:
  llvm/lib/Target/AArch64/GISel/AArch64RegisterBankInfo.cpp
  llvm/test/CodeGen/AArch64/GlobalISel/regbank-llround.mir


Index: llvm/test/CodeGen/AArch64/GlobalISel/regbank-llround.mir
===================================================================
--- /dev/null
+++ llvm/test/CodeGen/AArch64/GlobalISel/regbank-llround.mir
@@ -0,0 +1,65 @@
+# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
+# RUN: llc -mtriple=aarch64 -run-pass=regbankselect -verify-machineinstrs %s -o - | FileCheck %s
+
+...
+---
+name:            no_cross_bank_copies_needed
+legalized:       true
+regBankSelected: false
+tracksRegLiveness: true
+body:             |
+  bb.0:
+    liveins: $d0
+    ; CHECK-LABEL: name: no_cross_bank_copies_needed
+    ; CHECK: liveins: $d0
+    ; CHECK: %fpr:fpr(s64) = COPY $d0
+    ; CHECK: %llround:gpr(s64) = G_LLROUND %fpr(s64)
+    ; CHECK: $d0 = COPY %llround(s64)
+    ; CHECK: RET_ReallyLR implicit $s0
+    %fpr:_(s64) = COPY $d0
+    %llround:_(s64) = G_LLROUND %fpr
+    $d0 = COPY %llround:_(s64)
+    RET_ReallyLR implicit $s0
+...
+---
+name:            source_needs_copy
+legalized:       true
+regBankSelected: false
+tracksRegLiveness: true
+body:             |
+  bb.0:
+    liveins: $x0
+    ; CHECK-LABEL: name: source_needs_copy
+    ; CHECK: liveins: $x0
+    ; CHECK: %gpr:gpr(s64) = COPY $x0
+    ; CHECK: [[COPY:%[0-9]+]]:fpr(s64) = COPY %gpr(s64)
+    ; CHECK: %llround:gpr(s64) = G_LLROUND [[COPY]](s64)
+    ; CHECK: $d0 = COPY %llround(s64)
+    ; CHECK: RET_ReallyLR implicit $s0
+    %gpr:_(s64) = COPY $x0
+    %llround:_(s64) = G_LLROUND %gpr
+    $d0 = COPY %llround:_(s64)
+    RET_ReallyLR implicit $s0
+...
+---
+name:            load_gets_fpr
+legalized:       true
+regBankSelected: false
+tracksRegLiveness: true
+body:             |
+  bb.0:
+    liveins: $x0
+    ; CHECK-LABEL: name: load_gets_fpr
+    ; CHECK: liveins: $x0
+    ; CHECK: %ptr:gpr(p0) = COPY $x0
+    ; CHECK: %load:fpr(s32) = G_LOAD %ptr(p0) :: (load (s32))
+    ; CHECK: %llround:gpr(s64) = G_LLROUND %load(s32)
+    ; CHECK: $d0 = COPY %llround(s64)
+    ; CHECK: RET_ReallyLR implicit $s0
+    %ptr:_(p0) = COPY $x0
+    %load:_(s32) = G_LOAD %ptr(p0) :: (load (s32))
+    %llround:_(s64) = G_LLROUND %load
+    $d0 = COPY %llround:_(s64)
+    RET_ReallyLR implicit $s0
+
+...
Index: llvm/lib/Target/AArch64/GISel/AArch64RegisterBankInfo.cpp
===================================================================
--- llvm/lib/Target/AArch64/GISel/AArch64RegisterBankInfo.cpp
+++ llvm/lib/Target/AArch64/GISel/AArch64RegisterBankInfo.cpp
@@ -532,6 +532,7 @@
   case TargetOpcode::G_FPTOUI:
   case TargetOpcode::G_FCMP:
   case TargetOpcode::G_LROUND:
+  case TargetOpcode::G_LLROUND:
     return true;
   default:
     break;
@@ -960,7 +961,8 @@
     }
     break;
   }
-  case TargetOpcode::G_LROUND: {
+  case TargetOpcode::G_LROUND:
+  case TargetOpcode::G_LLROUND: {
     // Source is always floating point and destination is always integer.
     OpRegBankIdx = {PMI_FirstGPR, PMI_FirstFPR};
     break;


-------------- next part --------------
A non-text attachment was scrubbed...
Name: D108566.368140.patch
Type: text/x-patch
Size: 2940 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210823/c0d9cbe8/attachment.bin>