[llvm] a0977c3 - [PowerPC][NFC] Update llvm/test/CodeGen/PowerPC/2010-05-03-retaddr1.ll with utils/update_llc_test_checks.py

[Victor Huang via llvm-commits]

Author: Victor Huang
Date: 2021-08-11T09:12:10-05:00
New Revision: a0977c3f69aa6d56d310fcd5e87973e582c8ef09

URL: https://github.com/llvm/llvm-project/commit/a0977c3f69aa6d56d310fcd5e87973e582c8ef09
DIFF: https://github.com/llvm/llvm-project/commit/a0977c3f69aa6d56d310fcd5e87973e582c8ef09.diff

LOG: [PowerPC][NFC] Update llvm/test/CodeGen/PowerPC/2010-05-03-retaddr1.ll with utils/update_llc_test_checks.py

Added: 
    

Modified: 
    llvm/test/CodeGen/PowerPC/2010-05-03-retaddr1.ll

Removed: 
    


################################################################################
diff  --git a/llvm/test/CodeGen/PowerPC/2010-05-03-retaddr1.ll b/llvm/test/CodeGen/PowerPC/2010-05-03-retaddr1.ll
index 3fcfbdbf496e6..170a82afc77d6 100644
--- a/llvm/test/CodeGen/PowerPC/2010-05-03-retaddr1.ll
+++ b/llvm/test/CodeGen/PowerPC/2010-05-03-retaddr1.ll
@@ -1,12 +1,15 @@
+; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
 ; RUN: llc -verify-machineinstrs < %s -mtriple=powerpc-unknown-linux-gnu  | FileCheck %s
 ; RUN: llc -verify-machineinstrs < %s -mtriple=powerpc-unknown-linux-gnu  -regalloc=basic | FileCheck %s
 
 declare i8* @llvm.frameaddress(i32) nounwind readnone
 
 define i8* @g2() nounwind readnone {
+; CHECK-LABEL: g2:
+; CHECK:       # %bb.0: # %entry
+; CHECK-NEXT:    lwz 3, 0(1)
+; CHECK-NEXT:    blr
 entry:
-; CHECK: g2:
-; CHECK: lwz 3, 0(1)
   %0 = tail call i8* @llvm.frameaddress(i32 1)    ; <i8*> [#uses=1]
   ret i8* %0
 }
@@ -14,12 +17,18 @@ entry:
 declare i8* @llvm.returnaddress(i32) nounwind readnone
 
 define i8* @g() nounwind readnone {
+; CHECK-LABEL: g:
+; CHECK:       # %bb.0: # %entry
+; CHECK-NEXT:    mflr 0
+; CHECK-NEXT:    stw 0, 4(1)
+; CHECK-NEXT:    stwu 1, -16(1)
+; CHECK-NEXT:    lwz 3, 0(1)
+; CHECK-NEXT:    lwz 3, 4(3)
+; CHECK-NEXT:    lwz 0, 20(1)
+; CHECK-NEXT:    addi 1, 1, 16
+; CHECK-NEXT:    mtlr 0
+; CHECK-NEXT:    blr
 entry:
-; CHECK:  g:
-; CHECK:  mflr 0
-; CHECK:  stw 0, 4(1)
-; CHECK:  lwz 3, 4(3)
-; CHECK:  lwz 0, 20(1)
   %0 = tail call i8* @llvm.returnaddress(i32 1)   ; <i8*> [#uses=1]
   ret i8* %0
 }