[PATCH] D107609: [PowerPC] Fix copy/paste error in scalar_to_vector patterns

[Jinsong Ji via Phabricator via llvm-commits]

jsji created this revision.
jsji added reviewers: PowerPC, shchenz, nemanjai.
Herald added subscribers: kbarton, hiraditya.
jsji requested review of this revision.
Herald added a project: LLVM.
Herald added a subscriber: llvm-commits.

https://reviews.llvm.org/D100478 refactoring added a copy/paste error
for v8i16 patterns.


Repository:
  rG LLVM Github Monorepo

https://reviews.llvm.org/D107609

Files:
  llvm/lib/Target/PowerPC/PPCInstrVSX.td
  llvm/test/CodeGen/PowerPC/scalar_vector_test_5.ll


Index: llvm/test/CodeGen/PowerPC/scalar_vector_test_5.ll
===================================================================
--- llvm/test/CodeGen/PowerPC/scalar_vector_test_5.ll
+++ llvm/test/CodeGen/PowerPC/scalar_vector_test_5.ll
@@ -30,7 +30,7 @@
 ; P8BE-LABEL: scalar_to_vector_half:
 ; P8BE:       # %bb.0: # %entry
 ; P8BE-NEXT:    lhz r3, 0(r3)
-; P8BE-NEXT:    sldi r3, r3, 56
+; P8BE-NEXT:    sldi r3, r3, 48
 ; P8BE-NEXT:    mtfprd f0, r3
 ; P8BE-NEXT:    mffprd r3, f0
 ; P8BE-NEXT:    rldicl r3, r3, 8, 56
Index: llvm/lib/Target/PowerPC/PPCInstrVSX.td
===================================================================
--- llvm/lib/Target/PowerPC/PPCInstrVSX.td
+++ llvm/lib/Target/PowerPC/PPCInstrVSX.td
@@ -3547,7 +3547,7 @@
   (SUBREG_TO_REG (i64 1), (MTVSRWZ $A), sub_64)>;
 defm : ScalToVecWPermute<
   v8i16, (i32 i32:$A),
-  (SUBREG_TO_REG (i64 1), MovesToVSR.BE_BYTE_0, sub_64),
+  (SUBREG_TO_REG (i64 1), MovesToVSR.BE_HALF_0, sub_64),
   (SUBREG_TO_REG (i64 1), (MTVSRWZ $A), sub_64)>;
 defm : ScalToVecWPermute<
   v4i32, (i32 i32:$A),


-------------- next part --------------
A non-text attachment was scrubbed...
Name: D107609.364642.patch
Type: text/x-patch
Size: 1061 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210805/1cfb1540/attachment.bin>