[PATCH] D106857: [RISCV] Teach VSETVLI insertion to merge the unused VSETVLI with the one need to be insert after it.
Jianjian Guan via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Thu Jul 29 19:10:35 PDT 2021
jacquesguan added inline comments.
================
Comment at: llvm/lib/Target/RISCV/RISCVInsertVSETVLI.cpp:689
+ bool HasSameAVL =
+ CurInfo.hasSameAVL(NewInfo) ||
+ (NewInfo.hasAVLReg() && NewInfo.getAVLReg().isVirtual() &&
----------------
craig.topper wrote:
> Is the hasSameAVL case tested? Both the tests use the output of the vsetvli intrinsic as the AVL for the instruction.
Done, thanks.
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D106857/new/
https://reviews.llvm.org/D106857
More information about the llvm-commits
mailing list