[PATCH] D98706: [SCEV] Add false->any implication

Mikael Holmén via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Fri Jul 23 03:58:34 PDT 2021

Previous message: [PATCH] D106646: [LoopVectorize] Don't interleave scalar ordered reductions for inner loops
Next message: [PATCH] D106647: [RISCV][test] Add new tests for mul optimization in the zba extension with SH*ADD
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

uabelho added a comment.

I wrote a PR about a verifier error showing up with this commit:
https://bugs.llvm.org/show_bug.cgi?id=51179


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D98706/new/

https://reviews.llvm.org/D98706

Previous message: [PATCH] D106646: [LoopVectorize] Don't interleave scalar ordered reductions for inner loops
Next message: [PATCH] D106647: [RISCV][test] Add new tests for mul optimization in the zba extension with SH*ADD
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list