[PATCH] D105690: [RISCV] Rename assembler mnemonic of unordered floating-point reductions for v1.0-rc change

Jianjian Guan via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Thu Jul 22 19:43:26 PDT 2021


jacquesguan added inline comments.


================
Comment at: llvm/test/MC/RISCV/rvv/aliases.s:86
+# NO-ALIAS: vfwredusum.vs v8, v4, v20, v0.t  # encoding: [0x57,0x14,0x4a,0xc4]
+vfwredusum.vs v8, v4, v20, v0.t
----------------
craig.topper wrote:
> jacquesguan wrote:
> > kito-cheng wrote:
> > > I guess you want to verify `vfredsum.vs`  and `vfwredsum.vs` here?
> > Yes, but because the `Emit` of the InstAlias is set to 0, the printing priority of alias is lower than instruction, It just print the mnemonic of the instruction.
> Don't you want to use the alias `vfredsum.vs` as input and verify you get the non-alias `vfredusum.vs` back?
Yes, you are right, I do not notice using wrong input, thank you.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D105690/new/

https://reviews.llvm.org/D105690



More information about the llvm-commits mailing list