[PATCH] D106518: [RISCV] Disable EEW=64 for index values when XLEN=32.
Jianjian Guan via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Wed Jul 21 20:44:24 PDT 2021
jacquesguan created this revision.
jacquesguan added a reviewer: craig.topper.
Herald added subscribers: vkmr, frasercrmck, evandro, luismarques, apazos, sameer.abuasal, s.egerton, Jim, benna, psnobl, jocewei, PkmX, arphaman, the_o, brucehoult, MartinMosbeck, rogfer01, edward-jones, zzheng, jrtc27, shiva0217, kito-cheng, niosHD, sabuasal, simoncook, johnrusso, rbar, asb, hiraditya.
jacquesguan requested review of this revision.
Herald added subscribers: llvm-commits, cfe-commits, MaskRay.
Herald added projects: clang, LLVM.
Disable EEW=64 for vector index load/store when XLEN=32.
Repository:
rG LLVM Github Monorepo
https://reviews.llvm.org/D106518
Files:
clang/include/clang/Basic/riscv_vector.td
clang/utils/TableGen/RISCVVEmitter.cpp
llvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp
llvm/lib/Target/RISCV/RISCVInstrInfoV.td
llvm/test/CodeGen/RISCV/rvv/invalid-eew.ll
llvm/test/CodeGen/RISCV/rvv/vloxei-rv32.ll
llvm/test/CodeGen/RISCV/rvv/vluxei-rv32.ll
llvm/test/CodeGen/RISCV/rvv/vsoxei-rv32.ll
llvm/test/CodeGen/RISCV/rvv/vsuxei-rv32.ll
llvm/test/MC/RISCV/rvv/invalid-eew.s
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D106518.360691.patch
Type: text/x-patch
Size: 322304 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210722/82366f75/attachment-0001.bin>
More information about the llvm-commits
mailing list