[PATCH] D106028: [AArch64][SelectionDAG] Add legalization for widening LOAD/MLOAD.

[Eli Friedman via Phabricator via llvm-commits]

efriedma updated this revision to Diff 359931.
efriedma added a comment.

More tests.  Make "<vscale x 1 x i32>" loads work.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D106028/new/

https://reviews.llvm.org/D106028

Files:
  llvm/lib/CodeGen/SelectionDAG/LegalizeIntegerTypes.cpp
  llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp
  llvm/test/CodeGen/AArch64/sve-split-load.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D106028.359931.patch
Type: text/x-patch
Size: 23206 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210719/9715422c/attachment-0001.bin>