[PATCH] D105633: [WIP] Improve code generation for vector_splice
Caroline via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Mon Jul 19 07:26:33 PDT 2021
CarolineConcatto updated this revision to Diff 359786.
CarolineConcatto edited the summary of this revision.
CarolineConcatto added a comment.
- Move bitcast for AArch64ISelLowering
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D105633/new/
https://reviews.llvm.org/D105633
Files:
llvm/lib/Target/AArch64/AArch64ISelLowering.cpp
llvm/lib/Target/AArch64/AArch64ISelLowering.h
llvm/lib/Target/AArch64/AArch64SVEInstrInfo.td
llvm/test/CodeGen/AArch64/named-vector-shuffles-sve.ll
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D105633.359786.patch
Type: text/x-patch
Size: 23219 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210719/b6c0bab6/attachment.bin>
More information about the llvm-commits
mailing list