[PATCH] D106072: [AMDGPU][MC] Added missing isCall/isBranch flags

[Dmitry Preobrazhensky via Phabricator via llvm-commits]

dp updated this revision to Diff 359055.
dp added a comment.

Updated to address reviewer's comments.


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D106072/new/

https://reviews.llvm.org/D106072

Files:
  llvm/lib/Target/AMDGPU/SOPInstructions.td


Index: llvm/lib/Target/AMDGPU/SOPInstructions.td
===================================================================
--- llvm/lib/Target/AMDGPU/SOPInstructions.td
+++ llvm/lib/Target/AMDGPU/SOPInstructions.td
@@ -729,6 +729,8 @@
   let SchedRW            = ps.SchedRW;
   let mayLoad            = ps.mayLoad;
   let mayStore           = ps.mayStore;
+  let isBranch           = ps.isBranch;
+  let isCall             = ps.isCall;
 
   // encoding
   bits<7>  sdst;


-------------- next part --------------
A non-text attachment was scrubbed...
Name: D106072.359055.patch
Type: text/x-patch
Size: 465 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210715/84b05ad3/attachment.bin>