[PATCH] D104621: [ValueTypes] Define MVTs for v3i64/v3f64 to complement v6i32/v6f32

[Carl Ritson via Phabricator via llvm-commits]

critson added inline comments.


================
Comment at: llvm/include/llvm/Support/MachineValueType.h:967
       case v5f32: return TypeSize::Fixed(160);
+      case v3i64:
+      case v3f64:
----------------
craig.topper wrote:
> Aren't these usuallly sorted by integer/FP and then by increasing element size? So it should be v6i32, v3i64, v6f32, v3f64 I think.
Agreed, that does seem to be the pattern.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D104621/new/

https://reviews.llvm.org/D104621