[PATCH] D104621: [ValueTypes] Define MVTs for v3i64/v3f64 to complement v6i32/v6f32

Carl Ritson via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Mon Jun 21 01:13:46 PDT 2021


critson created this revision.
critson added reviewers: RKSimon, craig.topper, tpr, frasercrmck, efriedma.
Herald added subscribers: dexonsmith, hiraditya, dschuff.
critson requested review of this revision.
Herald added subscribers: llvm-commits, aheejin.
Herald added a project: LLVM.

Having type symmetry with these is somewhat necessary when implementing support for 192-bit values.


Repository:
  rG LLVM Github Monorepo

https://reviews.llvm.org/D104621

Files:
  llvm/include/llvm/CodeGen/ValueTypes.td
  llvm/include/llvm/Support/MachineValueType.h
  llvm/lib/CodeGen/ValueTypes.cpp
  llvm/utils/TableGen/CodeGenTarget.cpp

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D104621.353292.patch
Type: text/x-patch
Size: 30339 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210621/fdef1b4d/attachment.bin>


More information about the llvm-commits mailing list