[PATCH] D104522: [InstrRef][AArch64][3/4] Recover variables from aarch64 load/store combiner

[Jeremy Morse via Phabricator via llvm-commits]

jmorse created this revision.
jmorse added a reviewer: debug-info.
Herald added subscribers: danielkiss, hiraditya, kristof.beyls.
jmorse requested review of this revision.
Herald added a project: LLVM.
Herald added a subscriber: llvm-commits.

This pass combines several load or store instructions into a single instruction that defines several registers at a time. With the instruction referencing model of tracking variable values for debug-info, we need to record that this optimisation took place, mapping the instruction numbers of any optimised-out loads onto the relevant operands of the new LDP instruction. Stores should not be labelled.

The test added borrows functions from other aarch64 tests. Right now, the "case4" function produces a LDPXpost instruction that I'm not quite sure what to do with. That's left unlabelled (meaning variable locations are safely dropped) to be implemented as a future exercise.


Repository:
  rG LLVM Github Monorepo

https://reviews.llvm.org/D104522

Files:
  llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp
  llvm/test/DebugInfo/MIR/AArch64/ldst-merge-instr-ref.mir

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D104522.352976.patch
Type: text/x-patch
Size: 5611 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210618/d39e1a0a/attachment.bin>