[PATCH] D102467: [RISCV] Implement codegen patterns for RVP ALU operations

[Jim Lin via Phabricator via llvm-commits]

Jim updated this revision to Diff 352116.
Jim added a comment.

Move tests out of rvp directory.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D102467/new/

https://reviews.llvm.org/D102467

Files:
  llvm/lib/Target/RISCV/RISCVISelLowering.cpp
  llvm/lib/Target/RISCV/RISCVISelLowering.h
  llvm/lib/Target/RISCV/RISCVInstrInfoP.td
  llvm/test/CodeGen/RISCV/rv32zpn-alu.ll
  llvm/test/CodeGen/RISCV/rv64zpn-alu.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D102467.352116.patch
Type: text/x-patch
Size: 160344 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210615/76962a73/attachment.bin>