[PATCH] D103597: [AArch64LoadStoreOptimizer] Generate more STPs by renaming registers earlier

[Meera Nakrani via Phabricator via llvm-commits]

MeeraN updated this revision to Diff 350581.
MeeraN retitled this revision from "[AArch64] Modified AArch64LoadStoreOptimizer to generate STP instructions for memcpys" to "[AArch64LoadStoreOptimizer] Generate more STPs by renaming registers earlier".
MeeraN edited the summary of this revision.
MeeraN added a comment.

Changed patch title, moved tests to stp-opt-with-renaming.mir and corrected the function name and comment for the helper function in AArch64LoadStoreOptimizer.cpp


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D103597/new/

https://reviews.llvm.org/D103597

Files:
  llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp
  llvm/test/CodeGen/AArch64/GlobalISel/byval-call.ll
  llvm/test/CodeGen/AArch64/consthoist-gep.ll
  llvm/test/CodeGen/AArch64/ldst-opt.ll
  llvm/test/CodeGen/AArch64/stp-opt-with-renaming.mir

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D103597.350581.patch
Type: text/x-patch
Size: 15755 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210608/c9be22d0/attachment.bin>