[PATCH] D103274: [X86] AMD Zen 3 has fast per-lane variable shuffles

[Roman Lebedev via Phabricator via llvm-commits]

lebedev.ri added inline comments.


================
Comment at: llvm/lib/Target/X86/X86ISelLowering.cpp:1
 //===-- X86ISelLowering.cpp - X86 DAG Lowering Implementation -------------===//
 //
----------------
*Please* double-check that i correctly deduced where we meant per-lane vs. cross-lane shuffles.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D103274/new/

https://reviews.llvm.org/D103274