[PATCH] D103185: [AMDGPU][MC][GFX90A] Corrected DS_GWS opcodes

[Jay Foad via Phabricator via llvm-commits]

foad added inline comments.


================
Comment at: llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp:4125
+  const MCRegisterInfo *MRI = getMRI();
+  const MCRegisterClass &VGRP32 = MRI->getRegClass(AMDGPU::VGPR_32RegClassID);
+  int Data0Pos =
----------------
Typo "VGRP". I guess it was copied from elsewhere in this file.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D103185/new/

https://reviews.llvm.org/D103185