[PATCH] D102212: [AMDGPU] Add Optimize VGPR LiveRange Pass.
Matt Arsenault via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Fri May 21 12:37:20 PDT 2021
arsenm added inline comments.
================
Comment at: llvm/lib/Target/AMDGPU/SIOptimizeVGPRLiveRange.cpp:203
+ Register MOReg = MO.getReg();
+ // We can only optimize VGPR virtual register
+ if (MOReg.isPhysical() || !TRI->isVGPR(*MRI, MOReg))
----------------
arsenm wrote:
> ruiling wrote:
> > arsenm wrote:
> > > Could also handle AGPR
> > I guess AGPRs are used as physical registers? if yes, I think we cannot handle them here, as handling physical register needs lots more work regarding the live-or-not-checking and updating the LiveVariable information.
> No, it's a class. They behave exactly like VGPRs
There's an isVectorRegister helper
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D102212/new/
https://reviews.llvm.org/D102212
More information about the llvm-commits
mailing list