[PATCH] D99283: [GlobalISel] Combine and (lshr x, cst), mask -> ubfx x, cst, width

Jessica Paquette via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Thu May 20 14:01:46 PDT 2021


paquette added inline comments.


================
Comment at: llvm/test/CodeGen/AArch64/GlobalISel/form-bitfield-extract-from-and.mir:3
+# RUN: llc -mtriple aarch64 -run-pass=aarch64-postlegalizer-combiner --aarch64postlegalizercombinerhelper-only-enable-rule="bitfield_extract_from_and" -verify-machineinstrs %s -o - | FileCheck %s
+# REQUIRES: asserts
+
----------------
arsenm wrote:
> Why does this need asserts?
The only-enable-rule stuff only works with asserts.


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D99283/new/

https://reviews.llvm.org/D99283



More information about the llvm-commits mailing list