[PATCH] D101834: [llvm][sve] Lowering for VLS MLOAD/MSTORE

[David Truby via Phabricator via llvm-commits]

DavidTruby updated this revision to Diff 346689.
DavidTruby added a comment.

Ensure v and s registers used are the same in <2 x half> tests


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D101834/new/

https://reviews.llvm.org/D101834

Files:
  llvm/lib/Target/AArch64/AArch64ISelLowering.cpp
  llvm/lib/Target/AArch64/AArch64ISelLowering.h
  llvm/lib/Target/AArch64/AArch64TargetTransformInfo.h
  llvm/test/CodeGen/AArch64/sve-fixed-length-masked-loads.ll
  llvm/test/CodeGen/AArch64/sve-fixed-length-masked-stores.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D101834.346689.patch
Type: text/x-patch
Size: 51661 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210520/c982cb03/attachment.bin>