[PATCH] D101469: [RISCV] Enable interleaved vectorization for RVV

[Craig Topper via Phabricator via llvm-commits]

craig.topper added inline comments.


================
Comment at: llvm/test/Transforms/LoopVectorize/RISCV/riscv-interleaved.ll:6
+; CHECK: LV: IC is 2
+; CHECK: %{{.*}} = add {{.*}}, 8
+
----------------
Is this just checking the induction variable increment? I'd really like to see what vector instructions it generates.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D101469/new/

https://reviews.llvm.org/D101469