[PATCH] D102118: [BPF] add support for 32 bit registers in inline asm

[Alessandro Decina via Phabricator via llvm-commits]

alessandrod updated this revision to Diff 345599.
alessandrod added a comment.

Enable "w" constraint when -mcpu=v3 and fix whitespace.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D102118/new/

https://reviews.llvm.org/D102118

Files:
  clang/lib/Basic/Targets/BPF.cpp
  clang/lib/Basic/Targets/BPF.h
  clang/test/CodeGen/bpf-inline-asm.c
  llvm/lib/Target/BPF/BPFISelLowering.cpp
  llvm/lib/Target/BPF/BPFISelLowering.h
  llvm/test/CodeGen/BPF/inlineasm-wreg.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D102118.345599.patch
Type: text/x-patch
Size: 5869 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210515/06c14f89/attachment.bin>