[PATCH] D92065: [flang][openacc] Lower parallel loop combined construct

Valentin Clement via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Wed May 12 07:27:10 PDT 2021

Previous message: [llvm] 762ac72 - [DAGCombiner] Fix DAG combine store elimination, different address space.
Next message: [llvm] 8d37411 - Revert "[SelectionDAG][Mips][PowerPC][RISCV][WebAssembly] Teach computeKnownBits/ComputeNumSignBits about atomics"
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

clementval abandoned this revision.
clementval added a comment.

Will send a new version when the general lowering is available upstream.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D92065/new/

https://reviews.llvm.org/D92065

Previous message: [llvm] 762ac72 - [DAGCombiner] Fix DAG combine store elimination, different address space.
Next message: [llvm] 8d37411 - Revert "[SelectionDAG][Mips][PowerPC][RISCV][WebAssembly] Teach computeKnownBits/ComputeNumSignBits about atomics"
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list