[llvm] 2276780 - [NFC][X86][MCA] AMD Zen 3: add tests with eliminatible GPR moves
Roman Lebedev via llvm-commits
llvm-commits at lists.llvm.org
Fri May 7 03:56:36 PDT 2021
Author: Roman Lebedev
Date: 2021-05-07T13:56:07+03:00
New Revision: 227678089cf6d8b15d51e58abfefd4f346e9c7f0
URL: https://github.com/llvm/llvm-project/commit/227678089cf6d8b15d51e58abfefd4f346e9c7f0
DIFF: https://github.com/llvm/llvm-project/commit/227678089cf6d8b15d51e58abfefd4f346e9c7f0.diff
LOG: [NFC][X86][MCA] AMD Zen 3: add tests with eliminatible GPR moves
Added:
llvm/test/tools/llvm-mca/X86/Znver3/reg-move-elimination-gpr.s
Modified:
Removed:
################################################################################
diff --git a/llvm/test/tools/llvm-mca/X86/Znver3/reg-move-elimination-gpr.s b/llvm/test/tools/llvm-mca/X86/Znver3/reg-move-elimination-gpr.s
new file mode 100644
index 0000000000000..77863991e1cec
--- /dev/null
+++ b/llvm/test/tools/llvm-mca/X86/Znver3/reg-move-elimination-gpr.s
@@ -0,0 +1,622 @@
+# NOTE: Assertions have been autogenerated by utils/update_mca_test_checks.py
+# RUN: llvm-mca -mtriple=x86_64-unknown-unknown -mcpu=znver3 -iterations=1 -timeline -register-file-stats < %s | FileCheck %s
+
+# LLVM-MCA-BEGIN
+mov %eax, %ecx
+mov %ecx, %edx
+mov %edx, %ebp
+mov %ebp, %esi
+mov %esi, %edi
+mov %edi, %r8d
+mov %r8d, %r9d
+mov %r9d, %r10d
+mov %r10d, %r11d
+mov %r11d, %r12d
+mov %r12d, %r13d
+mov %r13d, %r14d
+mov %r14d, %r15d
+mov %r15d, %eax
+# LLVM-MCA-END
+
+# LLVM-MCA-BEGIN
+mov %rax, %rcx
+mov %rcx, %rdx
+mov %rdx, %rbp
+mov %rbp, %rsi
+mov %rsi, %rdi
+mov %rdi, %r8
+mov %r8, %r9
+mov %r9, %r10
+mov %r10, %r11
+mov %r11, %r12
+mov %r12, %r13
+mov %r13, %r14
+mov %r14, %r15
+mov %r15, %rax
+# LLVM-MCA-END
+
+# FIXME: what's the mnemonic for MOVSX32rr32 ?
+
+# LLVM-MCA-BEGIN
+xchgl %eax, %ecx
+xchgl %ecx, %edx
+xchgl %edx, %ebp
+xchgl %ebp, %esi
+xchgl %esi, %edi
+xchgl %edi, %r8d
+xchgl %r8d, %r9d
+xchgl %r9d, %r10d
+xchgl %r10d, %r11d
+xchgl %r11d, %r12d
+xchgl %r12d, %r13d
+xchgl %r13d, %r14d
+xchgl %r14d, %r15d
+xchgl %r15d, %eax
+# LLVM-MCA-END
+
+# LLVM-MCA-BEGIN
+xchgq %rax, %rcx
+xchgq %rcx, %rdx
+xchgq %rdx, %rbp
+xchgq %rbp, %rsi
+xchgq %rsi, %rdi
+xchgq %rdi, %r8
+xchgq %r8, %r9
+xchgq %r9, %r10
+xchgq %r10, %r11
+xchgq %r11, %r12
+xchgq %r12, %r13
+xchgq %r13, %r14
+xchgq %r14, %r15
+xchgq %r15, %rax
+# LLVM-MCA-END
+
+# CHECK: [0] Code Region
+
+# CHECK: Iterations: 1
+# CHECK-NEXT: Instructions: 14
+# CHECK-NEXT: Total Cycles: 6
+# CHECK-NEXT: Total uOps: 14
+
+# CHECK: Dispatch Width: 6
+# CHECK-NEXT: uOps Per Cycle: 2.33
+# CHECK-NEXT: IPC: 2.33
+# CHECK-NEXT: Block RThroughput: 3.5
+
+# CHECK: Instruction Info:
+# CHECK-NEXT: [1]: #uOps
+# CHECK-NEXT: [2]: Latency
+# CHECK-NEXT: [3]: RThroughput
+# CHECK-NEXT: [4]: MayLoad
+# CHECK-NEXT: [5]: MayStore
+# CHECK-NEXT: [6]: HasSideEffects (U)
+
+# CHECK: [1] [2] [3] [4] [5] [6] Instructions:
+# CHECK-NEXT: 1 0 0.25 movl %eax, %ecx
+# CHECK-NEXT: 1 0 0.25 movl %ecx, %edx
+# CHECK-NEXT: 1 0 0.25 movl %edx, %ebp
+# CHECK-NEXT: 1 0 0.25 movl %ebp, %esi
+# CHECK-NEXT: 1 0 0.25 movl %esi, %edi
+# CHECK-NEXT: 1 0 0.25 movl %edi, %r8d
+# CHECK-NEXT: 1 0 0.25 movl %r8d, %r9d
+# CHECK-NEXT: 1 0 0.25 movl %r9d, %r10d
+# CHECK-NEXT: 1 0 0.25 movl %r10d, %r11d
+# CHECK-NEXT: 1 0 0.25 movl %r11d, %r12d
+# CHECK-NEXT: 1 0 0.25 movl %r12d, %r13d
+# CHECK-NEXT: 1 0 0.25 movl %r13d, %r14d
+# CHECK-NEXT: 1 0 0.25 movl %r14d, %r15d
+# CHECK-NEXT: 1 0 0.25 movl %r15d, %eax
+
+# CHECK: Register File statistics:
+# CHECK-NEXT: Total number of mappings created: 14
+# CHECK-NEXT: Max number of mappings used: 12
+
+# CHECK: * Register File #1 -- Zn3FpPRF:
+# CHECK-NEXT: Number of physical registers: 160
+# CHECK-NEXT: Total number of mappings created: 0
+# CHECK-NEXT: Max number of mappings used: 0
+
+# CHECK: * Register File #2 -- Zn3IntegerPRF:
+# CHECK-NEXT: Number of physical registers: 192
+# CHECK-NEXT: Total number of mappings created: 14
+# CHECK-NEXT: Max number of mappings used: 12
+
+# CHECK: Resources:
+# CHECK-NEXT: [0] - Zn3AGU0
+# CHECK-NEXT: [1] - Zn3AGU1
+# CHECK-NEXT: [2] - Zn3AGU2
+# CHECK-NEXT: [3] - Zn3ALU0
+# CHECK-NEXT: [4] - Zn3ALU1
+# CHECK-NEXT: [5] - Zn3ALU2
+# CHECK-NEXT: [6] - Zn3ALU3
+# CHECK-NEXT: [7] - Zn3BRU1
+# CHECK-NEXT: [8] - Zn3FPP0
+# CHECK-NEXT: [9] - Zn3FPP1
+# CHECK-NEXT: [10] - Zn3FPP2
+# CHECK-NEXT: [11] - Zn3FPP3
+# CHECK-NEXT: [12.0] - Zn3FPP45
+# CHECK-NEXT: [12.1] - Zn3FPP45
+# CHECK-NEXT: [13] - Zn3FPSt
+# CHECK-NEXT: [14.0] - Zn3LSU
+# CHECK-NEXT: [14.1] - Zn3LSU
+# CHECK-NEXT: [14.2] - Zn3LSU
+# CHECK-NEXT: [15.0] - Zn3Load
+# CHECK-NEXT: [15.1] - Zn3Load
+# CHECK-NEXT: [15.2] - Zn3Load
+# CHECK-NEXT: [16.0] - Zn3Store
+# CHECK-NEXT: [16.1] - Zn3Store
+
+# CHECK: Resource pressure per iteration:
+# CHECK-NEXT: [0] [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12.0] [12.1] [13] [14.0] [14.1] [14.2] [15.0] [15.1] [15.2] [16.0] [16.1]
+# CHECK-NEXT: - - - 3.00 3.00 4.00 4.00 - - - - - - - - - - - - - - - -
+
+# CHECK: Resource pressure by instruction:
+# CHECK-NEXT: [0] [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12.0] [12.1] [13] [14.0] [14.1] [14.2] [15.0] [15.1] [15.2] [16.0] [16.1] Instructions:
+# CHECK-NEXT: - - - - - - 1.00 - - - - - - - - - - - - - - - - movl %eax, %ecx
+# CHECK-NEXT: - - - - - 1.00 - - - - - - - - - - - - - - - - - movl %ecx, %edx
+# CHECK-NEXT: - - - - 1.00 - - - - - - - - - - - - - - - - - - movl %edx, %ebp
+# CHECK-NEXT: - - - 1.00 - - - - - - - - - - - - - - - - - - - movl %ebp, %esi
+# CHECK-NEXT: - - - - - - 1.00 - - - - - - - - - - - - - - - - movl %esi, %edi
+# CHECK-NEXT: - - - - - 1.00 - - - - - - - - - - - - - - - - - movl %edi, %r8d
+# CHECK-NEXT: - - - - 1.00 - - - - - - - - - - - - - - - - - - movl %r8d, %r9d
+# CHECK-NEXT: - - - 1.00 - - - - - - - - - - - - - - - - - - - movl %r9d, %r10d
+# CHECK-NEXT: - - - - - - 1.00 - - - - - - - - - - - - - - - - movl %r10d, %r11d
+# CHECK-NEXT: - - - - - 1.00 - - - - - - - - - - - - - - - - - movl %r11d, %r12d
+# CHECK-NEXT: - - - - 1.00 - - - - - - - - - - - - - - - - - - movl %r12d, %r13d
+# CHECK-NEXT: - - - 1.00 - - - - - - - - - - - - - - - - - - - movl %r13d, %r14d
+# CHECK-NEXT: - - - - - - 1.00 - - - - - - - - - - - - - - - - movl %r14d, %r15d
+# CHECK-NEXT: - - - - - 1.00 - - - - - - - - - - - - - - - - - movl %r15d, %eax
+
+# CHECK: Timeline view:
+# CHECK-NEXT: Index 012345
+
+# CHECK: [0,0] DER . movl %eax, %ecx
+# CHECK-NEXT: [0,1] DER . movl %ecx, %edx
+# CHECK-NEXT: [0,2] DER . movl %edx, %ebp
+# CHECK-NEXT: [0,3] DER . movl %ebp, %esi
+# CHECK-NEXT: [0,4] D=ER . movl %esi, %edi
+# CHECK-NEXT: [0,5] D=ER . movl %edi, %r8d
+# CHECK-NEXT: [0,6] .DER . movl %r8d, %r9d
+# CHECK-NEXT: [0,7] .DER . movl %r9d, %r10d
+# CHECK-NEXT: [0,8] .D=ER. movl %r10d, %r11d
+# CHECK-NEXT: [0,9] .D=ER. movl %r11d, %r12d
+# CHECK-NEXT: [0,10] .D=ER. movl %r12d, %r13d
+# CHECK-NEXT: [0,11] .D=ER. movl %r13d, %r14d
+# CHECK-NEXT: [0,12] . D=ER movl %r14d, %r15d
+# CHECK-NEXT: [0,13] . D=ER movl %r15d, %eax
+
+# CHECK: Average Wait times (based on the timeline view):
+# CHECK-NEXT: [0]: Executions
+# CHECK-NEXT: [1]: Average time spent waiting in a scheduler's queue
+# CHECK-NEXT: [2]: Average time spent waiting in a scheduler's queue while ready
+# CHECK-NEXT: [3]: Average time elapsed from WB until retire stage
+
+# CHECK: [0] [1] [2] [3]
+# CHECK-NEXT: 0. 1 1.0 1.0 0.0 movl %eax, %ecx
+# CHECK-NEXT: 1. 1 1.0 0.0 0.0 movl %ecx, %edx
+# CHECK-NEXT: 2. 1 1.0 0.0 0.0 movl %edx, %ebp
+# CHECK-NEXT: 3. 1 1.0 0.0 0.0 movl %ebp, %esi
+# CHECK-NEXT: 4. 1 2.0 1.0 0.0 movl %esi, %edi
+# CHECK-NEXT: 5. 1 2.0 0.0 0.0 movl %edi, %r8d
+# CHECK-NEXT: 6. 1 1.0 0.0 0.0 movl %r8d, %r9d
+# CHECK-NEXT: 7. 1 1.0 0.0 0.0 movl %r9d, %r10d
+# CHECK-NEXT: 8. 1 2.0 1.0 0.0 movl %r10d, %r11d
+# CHECK-NEXT: 9. 1 2.0 0.0 0.0 movl %r11d, %r12d
+# CHECK-NEXT: 10. 1 2.0 0.0 0.0 movl %r12d, %r13d
+# CHECK-NEXT: 11. 1 2.0 0.0 0.0 movl %r13d, %r14d
+# CHECK-NEXT: 12. 1 2.0 1.0 0.0 movl %r14d, %r15d
+# CHECK-NEXT: 13. 1 2.0 0.0 0.0 movl %r15d, %eax
+# CHECK-NEXT: 1 1.6 0.3 0.0 <total>
+
+# CHECK: [1] Code Region
+
+# CHECK: Iterations: 1
+# CHECK-NEXT: Instructions: 14
+# CHECK-NEXT: Total Cycles: 6
+# CHECK-NEXT: Total uOps: 14
+
+# CHECK: Dispatch Width: 6
+# CHECK-NEXT: uOps Per Cycle: 2.33
+# CHECK-NEXT: IPC: 2.33
+# CHECK-NEXT: Block RThroughput: 3.5
+
+# CHECK: Instruction Info:
+# CHECK-NEXT: [1]: #uOps
+# CHECK-NEXT: [2]: Latency
+# CHECK-NEXT: [3]: RThroughput
+# CHECK-NEXT: [4]: MayLoad
+# CHECK-NEXT: [5]: MayStore
+# CHECK-NEXT: [6]: HasSideEffects (U)
+
+# CHECK: [1] [2] [3] [4] [5] [6] Instructions:
+# CHECK-NEXT: 1 0 0.25 movq %rax, %rcx
+# CHECK-NEXT: 1 0 0.25 movq %rcx, %rdx
+# CHECK-NEXT: 1 0 0.25 movq %rdx, %rbp
+# CHECK-NEXT: 1 0 0.25 movq %rbp, %rsi
+# CHECK-NEXT: 1 0 0.25 movq %rsi, %rdi
+# CHECK-NEXT: 1 0 0.25 movq %rdi, %r8
+# CHECK-NEXT: 1 0 0.25 movq %r8, %r9
+# CHECK-NEXT: 1 0 0.25 movq %r9, %r10
+# CHECK-NEXT: 1 0 0.25 movq %r10, %r11
+# CHECK-NEXT: 1 0 0.25 movq %r11, %r12
+# CHECK-NEXT: 1 0 0.25 movq %r12, %r13
+# CHECK-NEXT: 1 0 0.25 movq %r13, %r14
+# CHECK-NEXT: 1 0 0.25 movq %r14, %r15
+# CHECK-NEXT: 1 0 0.25 movq %r15, %rax
+
+# CHECK: Register File statistics:
+# CHECK-NEXT: Total number of mappings created: 14
+# CHECK-NEXT: Max number of mappings used: 12
+
+# CHECK: * Register File #1 -- Zn3FpPRF:
+# CHECK-NEXT: Number of physical registers: 160
+# CHECK-NEXT: Total number of mappings created: 0
+# CHECK-NEXT: Max number of mappings used: 0
+
+# CHECK: * Register File #2 -- Zn3IntegerPRF:
+# CHECK-NEXT: Number of physical registers: 192
+# CHECK-NEXT: Total number of mappings created: 14
+# CHECK-NEXT: Max number of mappings used: 12
+
+# CHECK: Resources:
+# CHECK-NEXT: [0] - Zn3AGU0
+# CHECK-NEXT: [1] - Zn3AGU1
+# CHECK-NEXT: [2] - Zn3AGU2
+# CHECK-NEXT: [3] - Zn3ALU0
+# CHECK-NEXT: [4] - Zn3ALU1
+# CHECK-NEXT: [5] - Zn3ALU2
+# CHECK-NEXT: [6] - Zn3ALU3
+# CHECK-NEXT: [7] - Zn3BRU1
+# CHECK-NEXT: [8] - Zn3FPP0
+# CHECK-NEXT: [9] - Zn3FPP1
+# CHECK-NEXT: [10] - Zn3FPP2
+# CHECK-NEXT: [11] - Zn3FPP3
+# CHECK-NEXT: [12.0] - Zn3FPP45
+# CHECK-NEXT: [12.1] - Zn3FPP45
+# CHECK-NEXT: [13] - Zn3FPSt
+# CHECK-NEXT: [14.0] - Zn3LSU
+# CHECK-NEXT: [14.1] - Zn3LSU
+# CHECK-NEXT: [14.2] - Zn3LSU
+# CHECK-NEXT: [15.0] - Zn3Load
+# CHECK-NEXT: [15.1] - Zn3Load
+# CHECK-NEXT: [15.2] - Zn3Load
+# CHECK-NEXT: [16.0] - Zn3Store
+# CHECK-NEXT: [16.1] - Zn3Store
+
+# CHECK: Resource pressure per iteration:
+# CHECK-NEXT: [0] [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12.0] [12.1] [13] [14.0] [14.1] [14.2] [15.0] [15.1] [15.2] [16.0] [16.1]
+# CHECK-NEXT: - - - 3.00 3.00 4.00 4.00 - - - - - - - - - - - - - - - -
+
+# CHECK: Resource pressure by instruction:
+# CHECK-NEXT: [0] [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12.0] [12.1] [13] [14.0] [14.1] [14.2] [15.0] [15.1] [15.2] [16.0] [16.1] Instructions:
+# CHECK-NEXT: - - - - - - 1.00 - - - - - - - - - - - - - - - - movq %rax, %rcx
+# CHECK-NEXT: - - - - - 1.00 - - - - - - - - - - - - - - - - - movq %rcx, %rdx
+# CHECK-NEXT: - - - - 1.00 - - - - - - - - - - - - - - - - - - movq %rdx, %rbp
+# CHECK-NEXT: - - - 1.00 - - - - - - - - - - - - - - - - - - - movq %rbp, %rsi
+# CHECK-NEXT: - - - - - - 1.00 - - - - - - - - - - - - - - - - movq %rsi, %rdi
+# CHECK-NEXT: - - - - - 1.00 - - - - - - - - - - - - - - - - - movq %rdi, %r8
+# CHECK-NEXT: - - - - 1.00 - - - - - - - - - - - - - - - - - - movq %r8, %r9
+# CHECK-NEXT: - - - 1.00 - - - - - - - - - - - - - - - - - - - movq %r9, %r10
+# CHECK-NEXT: - - - - - - 1.00 - - - - - - - - - - - - - - - - movq %r10, %r11
+# CHECK-NEXT: - - - - - 1.00 - - - - - - - - - - - - - - - - - movq %r11, %r12
+# CHECK-NEXT: - - - - 1.00 - - - - - - - - - - - - - - - - - - movq %r12, %r13
+# CHECK-NEXT: - - - 1.00 - - - - - - - - - - - - - - - - - - - movq %r13, %r14
+# CHECK-NEXT: - - - - - - 1.00 - - - - - - - - - - - - - - - - movq %r14, %r15
+# CHECK-NEXT: - - - - - 1.00 - - - - - - - - - - - - - - - - - movq %r15, %rax
+
+# CHECK: Timeline view:
+# CHECK-NEXT: Index 012345
+
+# CHECK: [0,0] DER . movq %rax, %rcx
+# CHECK-NEXT: [0,1] DER . movq %rcx, %rdx
+# CHECK-NEXT: [0,2] DER . movq %rdx, %rbp
+# CHECK-NEXT: [0,3] DER . movq %rbp, %rsi
+# CHECK-NEXT: [0,4] D=ER . movq %rsi, %rdi
+# CHECK-NEXT: [0,5] D=ER . movq %rdi, %r8
+# CHECK-NEXT: [0,6] .DER . movq %r8, %r9
+# CHECK-NEXT: [0,7] .DER . movq %r9, %r10
+# CHECK-NEXT: [0,8] .D=ER. movq %r10, %r11
+# CHECK-NEXT: [0,9] .D=ER. movq %r11, %r12
+# CHECK-NEXT: [0,10] .D=ER. movq %r12, %r13
+# CHECK-NEXT: [0,11] .D=ER. movq %r13, %r14
+# CHECK-NEXT: [0,12] . D=ER movq %r14, %r15
+# CHECK-NEXT: [0,13] . D=ER movq %r15, %rax
+
+# CHECK: Average Wait times (based on the timeline view):
+# CHECK-NEXT: [0]: Executions
+# CHECK-NEXT: [1]: Average time spent waiting in a scheduler's queue
+# CHECK-NEXT: [2]: Average time spent waiting in a scheduler's queue while ready
+# CHECK-NEXT: [3]: Average time elapsed from WB until retire stage
+
+# CHECK: [0] [1] [2] [3]
+# CHECK-NEXT: 0. 1 1.0 1.0 0.0 movq %rax, %rcx
+# CHECK-NEXT: 1. 1 1.0 0.0 0.0 movq %rcx, %rdx
+# CHECK-NEXT: 2. 1 1.0 0.0 0.0 movq %rdx, %rbp
+# CHECK-NEXT: 3. 1 1.0 0.0 0.0 movq %rbp, %rsi
+# CHECK-NEXT: 4. 1 2.0 1.0 0.0 movq %rsi, %rdi
+# CHECK-NEXT: 5. 1 2.0 0.0 0.0 movq %rdi, %r8
+# CHECK-NEXT: 6. 1 1.0 0.0 0.0 movq %r8, %r9
+# CHECK-NEXT: 7. 1 1.0 0.0 0.0 movq %r9, %r10
+# CHECK-NEXT: 8. 1 2.0 1.0 0.0 movq %r10, %r11
+# CHECK-NEXT: 9. 1 2.0 0.0 0.0 movq %r11, %r12
+# CHECK-NEXT: 10. 1 2.0 0.0 0.0 movq %r12, %r13
+# CHECK-NEXT: 11. 1 2.0 0.0 0.0 movq %r13, %r14
+# CHECK-NEXT: 12. 1 2.0 1.0 0.0 movq %r14, %r15
+# CHECK-NEXT: 13. 1 2.0 0.0 0.0 movq %r15, %rax
+# CHECK-NEXT: 1 1.6 0.3 0.0 <total>
+
+# CHECK: [2] Code Region
+
+# CHECK: Iterations: 1
+# CHECK-NEXT: Instructions: 14
+# CHECK-NEXT: Total Cycles: 27
+# CHECK-NEXT: Total uOps: 28
+
+# CHECK: Dispatch Width: 6
+# CHECK-NEXT: uOps Per Cycle: 1.04
+# CHECK-NEXT: IPC: 0.52
+# CHECK-NEXT: Block RThroughput: 28.0
+
+# CHECK: Instruction Info:
+# CHECK-NEXT: [1]: #uOps
+# CHECK-NEXT: [2]: Latency
+# CHECK-NEXT: [3]: RThroughput
+# CHECK-NEXT: [4]: MayLoad
+# CHECK-NEXT: [5]: MayStore
+# CHECK-NEXT: [6]: HasSideEffects (U)
+
+# CHECK: [1] [2] [3] [4] [5] [6] Instructions:
+# CHECK-NEXT: 2 0 2.00 xchgl %ecx, %eax
+# CHECK-NEXT: 2 0 2.00 xchgl %ecx, %edx
+# CHECK-NEXT: 2 0 2.00 xchgl %edx, %ebp
+# CHECK-NEXT: 2 0 2.00 xchgl %ebp, %esi
+# CHECK-NEXT: 2 0 2.00 xchgl %esi, %edi
+# CHECK-NEXT: 2 0 2.00 xchgl %edi, %r8d
+# CHECK-NEXT: 2 0 2.00 xchgl %r8d, %r9d
+# CHECK-NEXT: 2 0 2.00 xchgl %r9d, %r10d
+# CHECK-NEXT: 2 0 2.00 xchgl %r10d, %r11d
+# CHECK-NEXT: 2 0 2.00 xchgl %r11d, %r12d
+# CHECK-NEXT: 2 0 2.00 xchgl %r12d, %r13d
+# CHECK-NEXT: 2 0 2.00 xchgl %r13d, %r14d
+# CHECK-NEXT: 2 0 2.00 xchgl %r14d, %r15d
+# CHECK-NEXT: 2 0 2.00 xchgl %r15d, %eax
+
+# CHECK: Register File statistics:
+# CHECK-NEXT: Total number of mappings created: 28
+# CHECK-NEXT: Max number of mappings used: 20
+
+# CHECK: * Register File #1 -- Zn3FpPRF:
+# CHECK-NEXT: Number of physical registers: 160
+# CHECK-NEXT: Total number of mappings created: 0
+# CHECK-NEXT: Max number of mappings used: 0
+
+# CHECK: * Register File #2 -- Zn3IntegerPRF:
+# CHECK-NEXT: Number of physical registers: 192
+# CHECK-NEXT: Total number of mappings created: 28
+# CHECK-NEXT: Max number of mappings used: 20
+
+# CHECK: Resources:
+# CHECK-NEXT: [0] - Zn3AGU0
+# CHECK-NEXT: [1] - Zn3AGU1
+# CHECK-NEXT: [2] - Zn3AGU2
+# CHECK-NEXT: [3] - Zn3ALU0
+# CHECK-NEXT: [4] - Zn3ALU1
+# CHECK-NEXT: [5] - Zn3ALU2
+# CHECK-NEXT: [6] - Zn3ALU3
+# CHECK-NEXT: [7] - Zn3BRU1
+# CHECK-NEXT: [8] - Zn3FPP0
+# CHECK-NEXT: [9] - Zn3FPP1
+# CHECK-NEXT: [10] - Zn3FPP2
+# CHECK-NEXT: [11] - Zn3FPP3
+# CHECK-NEXT: [12.0] - Zn3FPP45
+# CHECK-NEXT: [12.1] - Zn3FPP45
+# CHECK-NEXT: [13] - Zn3FPSt
+# CHECK-NEXT: [14.0] - Zn3LSU
+# CHECK-NEXT: [14.1] - Zn3LSU
+# CHECK-NEXT: [14.2] - Zn3LSU
+# CHECK-NEXT: [15.0] - Zn3Load
+# CHECK-NEXT: [15.1] - Zn3Load
+# CHECK-NEXT: [15.2] - Zn3Load
+# CHECK-NEXT: [16.0] - Zn3Store
+# CHECK-NEXT: [16.1] - Zn3Store
+
+# CHECK: Resource pressure per iteration:
+# CHECK-NEXT: [0] [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12.0] [12.1] [13] [14.0] [14.1] [14.2] [15.0] [15.1] [15.2] [16.0] [16.1]
+# CHECK-NEXT: - - - 24.00 24.00 32.00 32.00 - - - - - - - - - - - - - - - -
+
+# CHECK: Resource pressure by instruction:
+# CHECK-NEXT: [0] [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12.0] [12.1] [13] [14.0] [14.1] [14.2] [15.0] [15.1] [15.2] [16.0] [16.1] Instructions:
+# CHECK-NEXT: - - - - - - 8.00 - - - - - - - - - - - - - - - - xchgl %ecx, %eax
+# CHECK-NEXT: - - - - - 8.00 - - - - - - - - - - - - - - - - - xchgl %ecx, %edx
+# CHECK-NEXT: - - - - 8.00 - - - - - - - - - - - - - - - - - - xchgl %edx, %ebp
+# CHECK-NEXT: - - - 8.00 - - - - - - - - - - - - - - - - - - - xchgl %ebp, %esi
+# CHECK-NEXT: - - - - - - 8.00 - - - - - - - - - - - - - - - - xchgl %esi, %edi
+# CHECK-NEXT: - - - - - 8.00 - - - - - - - - - - - - - - - - - xchgl %edi, %r8d
+# CHECK-NEXT: - - - - 8.00 - - - - - - - - - - - - - - - - - - xchgl %r8d, %r9d
+# CHECK-NEXT: - - - 8.00 - - - - - - - - - - - - - - - - - - - xchgl %r9d, %r10d
+# CHECK-NEXT: - - - - - - 8.00 - - - - - - - - - - - - - - - - xchgl %r10d, %r11d
+# CHECK-NEXT: - - - - - 8.00 - - - - - - - - - - - - - - - - - xchgl %r11d, %r12d
+# CHECK-NEXT: - - - - 8.00 - - - - - - - - - - - - - - - - - - xchgl %r12d, %r13d
+# CHECK-NEXT: - - - 8.00 - - - - - - - - - - - - - - - - - - - xchgl %r13d, %r14d
+# CHECK-NEXT: - - - - - - 8.00 - - - - - - - - - - - - - - - - xchgl %r14d, %r15d
+# CHECK-NEXT: - - - - - 8.00 - - - - - - - - - - - - - - - - - xchgl %r15d, %eax
+
+# CHECK: Timeline view:
+# CHECK-NEXT: 0123456789
+# CHECK-NEXT: Index 0123456789 0123456
+
+# CHECK: [0,0] DER . . . . .. xchgl %ecx, %eax
+# CHECK-NEXT: [0,1] DER . . . . .. xchgl %ecx, %edx
+# CHECK-NEXT: [0,2] DER . . . . .. xchgl %edx, %ebp
+# CHECK-NEXT: [0,3] .DER . . . . .. xchgl %ebp, %esi
+# CHECK-NEXT: [0,4] .D=======ER . . .. xchgl %esi, %edi
+# CHECK-NEXT: [0,5] .D=======ER . . .. xchgl %edi, %r8d
+# CHECK-NEXT: [0,6] . D======ER . . .. xchgl %r8d, %r9d
+# CHECK-NEXT: [0,7] . D=======ER . . .. xchgl %r9d, %r10d
+# CHECK-NEXT: [0,8] . D==============ER . .. xchgl %r10d, %r11d
+# CHECK-NEXT: [0,9] . D=============ER . .. xchgl %r11d, %r12d
+# CHECK-NEXT: [0,10] . D=============ER . .. xchgl %r12d, %r13d
+# CHECK-NEXT: [0,11] . D==============ER. .. xchgl %r13d, %r14d
+# CHECK-NEXT: [0,12] . D====================ER xchgl %r14d, %r15d
+# CHECK-NEXT: [0,13] . D====================ER xchgl %r15d, %eax
+
+# CHECK: Average Wait times (based on the timeline view):
+# CHECK-NEXT: [0]: Executions
+# CHECK-NEXT: [1]: Average time spent waiting in a scheduler's queue
+# CHECK-NEXT: [2]: Average time spent waiting in a scheduler's queue while ready
+# CHECK-NEXT: [3]: Average time elapsed from WB until retire stage
+
+# CHECK: [0] [1] [2] [3]
+# CHECK-NEXT: 0. 1 1.0 1.0 0.0 xchgl %ecx, %eax
+# CHECK-NEXT: 1. 1 1.0 0.0 0.0 xchgl %ecx, %edx
+# CHECK-NEXT: 2. 1 1.0 0.0 0.0 xchgl %edx, %ebp
+# CHECK-NEXT: 3. 1 1.0 1.0 0.0 xchgl %ebp, %esi
+# CHECK-NEXT: 4. 1 8.0 7.0 0.0 xchgl %esi, %edi
+# CHECK-NEXT: 5. 1 8.0 0.0 0.0 xchgl %edi, %r8d
+# CHECK-NEXT: 6. 1 7.0 0.0 0.0 xchgl %r8d, %r9d
+# CHECK-NEXT: 7. 1 8.0 1.0 0.0 xchgl %r9d, %r10d
+# CHECK-NEXT: 8. 1 15.0 7.0 0.0 xchgl %r10d, %r11d
+# CHECK-NEXT: 9. 1 14.0 0.0 0.0 xchgl %r11d, %r12d
+# CHECK-NEXT: 10. 1 14.0 0.0 0.0 xchgl %r12d, %r13d
+# CHECK-NEXT: 11. 1 15.0 1.0 0.0 xchgl %r13d, %r14d
+# CHECK-NEXT: 12. 1 21.0 7.0 0.0 xchgl %r14d, %r15d
+# CHECK-NEXT: 13. 1 21.0 0.0 0.0 xchgl %r15d, %eax
+# CHECK-NEXT: 1 9.6 1.8 0.0 <total>
+
+# CHECK: [3] Code Region
+
+# CHECK: Iterations: 1
+# CHECK-NEXT: Instructions: 14
+# CHECK-NEXT: Total Cycles: 27
+# CHECK-NEXT: Total uOps: 28
+
+# CHECK: Dispatch Width: 6
+# CHECK-NEXT: uOps Per Cycle: 1.04
+# CHECK-NEXT: IPC: 0.52
+# CHECK-NEXT: Block RThroughput: 28.0
+
+# CHECK: Instruction Info:
+# CHECK-NEXT: [1]: #uOps
+# CHECK-NEXT: [2]: Latency
+# CHECK-NEXT: [3]: RThroughput
+# CHECK-NEXT: [4]: MayLoad
+# CHECK-NEXT: [5]: MayStore
+# CHECK-NEXT: [6]: HasSideEffects (U)
+
+# CHECK: [1] [2] [3] [4] [5] [6] Instructions:
+# CHECK-NEXT: 2 0 2.00 xchgq %rcx, %rax
+# CHECK-NEXT: 2 0 2.00 xchgq %rcx, %rdx
+# CHECK-NEXT: 2 0 2.00 xchgq %rdx, %rbp
+# CHECK-NEXT: 2 0 2.00 xchgq %rbp, %rsi
+# CHECK-NEXT: 2 0 2.00 xchgq %rsi, %rdi
+# CHECK-NEXT: 2 0 2.00 xchgq %rdi, %r8
+# CHECK-NEXT: 2 0 2.00 xchgq %r8, %r9
+# CHECK-NEXT: 2 0 2.00 xchgq %r9, %r10
+# CHECK-NEXT: 2 0 2.00 xchgq %r10, %r11
+# CHECK-NEXT: 2 0 2.00 xchgq %r11, %r12
+# CHECK-NEXT: 2 0 2.00 xchgq %r12, %r13
+# CHECK-NEXT: 2 0 2.00 xchgq %r13, %r14
+# CHECK-NEXT: 2 0 2.00 xchgq %r14, %r15
+# CHECK-NEXT: 2 0 2.00 xchgq %r15, %rax
+
+# CHECK: Register File statistics:
+# CHECK-NEXT: Total number of mappings created: 28
+# CHECK-NEXT: Max number of mappings used: 20
+
+# CHECK: * Register File #1 -- Zn3FpPRF:
+# CHECK-NEXT: Number of physical registers: 160
+# CHECK-NEXT: Total number of mappings created: 0
+# CHECK-NEXT: Max number of mappings used: 0
+
+# CHECK: * Register File #2 -- Zn3IntegerPRF:
+# CHECK-NEXT: Number of physical registers: 192
+# CHECK-NEXT: Total number of mappings created: 28
+# CHECK-NEXT: Max number of mappings used: 20
+
+# CHECK: Resources:
+# CHECK-NEXT: [0] - Zn3AGU0
+# CHECK-NEXT: [1] - Zn3AGU1
+# CHECK-NEXT: [2] - Zn3AGU2
+# CHECK-NEXT: [3] - Zn3ALU0
+# CHECK-NEXT: [4] - Zn3ALU1
+# CHECK-NEXT: [5] - Zn3ALU2
+# CHECK-NEXT: [6] - Zn3ALU3
+# CHECK-NEXT: [7] - Zn3BRU1
+# CHECK-NEXT: [8] - Zn3FPP0
+# CHECK-NEXT: [9] - Zn3FPP1
+# CHECK-NEXT: [10] - Zn3FPP2
+# CHECK-NEXT: [11] - Zn3FPP3
+# CHECK-NEXT: [12.0] - Zn3FPP45
+# CHECK-NEXT: [12.1] - Zn3FPP45
+# CHECK-NEXT: [13] - Zn3FPSt
+# CHECK-NEXT: [14.0] - Zn3LSU
+# CHECK-NEXT: [14.1] - Zn3LSU
+# CHECK-NEXT: [14.2] - Zn3LSU
+# CHECK-NEXT: [15.0] - Zn3Load
+# CHECK-NEXT: [15.1] - Zn3Load
+# CHECK-NEXT: [15.2] - Zn3Load
+# CHECK-NEXT: [16.0] - Zn3Store
+# CHECK-NEXT: [16.1] - Zn3Store
+
+# CHECK: Resource pressure per iteration:
+# CHECK-NEXT: [0] [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12.0] [12.1] [13] [14.0] [14.1] [14.2] [15.0] [15.1] [15.2] [16.0] [16.1]
+# CHECK-NEXT: - - - 24.00 24.00 32.00 32.00 - - - - - - - - - - - - - - - -
+
+# CHECK: Resource pressure by instruction:
+# CHECK-NEXT: [0] [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12.0] [12.1] [13] [14.0] [14.1] [14.2] [15.0] [15.1] [15.2] [16.0] [16.1] Instructions:
+# CHECK-NEXT: - - - - - - 8.00 - - - - - - - - - - - - - - - - xchgq %rcx, %rax
+# CHECK-NEXT: - - - - - 8.00 - - - - - - - - - - - - - - - - - xchgq %rcx, %rdx
+# CHECK-NEXT: - - - - 8.00 - - - - - - - - - - - - - - - - - - xchgq %rdx, %rbp
+# CHECK-NEXT: - - - 8.00 - - - - - - - - - - - - - - - - - - - xchgq %rbp, %rsi
+# CHECK-NEXT: - - - - - - 8.00 - - - - - - - - - - - - - - - - xchgq %rsi, %rdi
+# CHECK-NEXT: - - - - - 8.00 - - - - - - - - - - - - - - - - - xchgq %rdi, %r8
+# CHECK-NEXT: - - - - 8.00 - - - - - - - - - - - - - - - - - - xchgq %r8, %r9
+# CHECK-NEXT: - - - 8.00 - - - - - - - - - - - - - - - - - - - xchgq %r9, %r10
+# CHECK-NEXT: - - - - - - 8.00 - - - - - - - - - - - - - - - - xchgq %r10, %r11
+# CHECK-NEXT: - - - - - 8.00 - - - - - - - - - - - - - - - - - xchgq %r11, %r12
+# CHECK-NEXT: - - - - 8.00 - - - - - - - - - - - - - - - - - - xchgq %r12, %r13
+# CHECK-NEXT: - - - 8.00 - - - - - - - - - - - - - - - - - - - xchgq %r13, %r14
+# CHECK-NEXT: - - - - - - 8.00 - - - - - - - - - - - - - - - - xchgq %r14, %r15
+# CHECK-NEXT: - - - - - 8.00 - - - - - - - - - - - - - - - - - xchgq %r15, %rax
+
+# CHECK: Timeline view:
+# CHECK-NEXT: 0123456789
+# CHECK-NEXT: Index 0123456789 0123456
+
+# CHECK: [0,0] DER . . . . .. xchgq %rcx, %rax
+# CHECK-NEXT: [0,1] DER . . . . .. xchgq %rcx, %rdx
+# CHECK-NEXT: [0,2] DER . . . . .. xchgq %rdx, %rbp
+# CHECK-NEXT: [0,3] .DER . . . . .. xchgq %rbp, %rsi
+# CHECK-NEXT: [0,4] .D=======ER . . .. xchgq %rsi, %rdi
+# CHECK-NEXT: [0,5] .D=======ER . . .. xchgq %rdi, %r8
+# CHECK-NEXT: [0,6] . D======ER . . .. xchgq %r8, %r9
+# CHECK-NEXT: [0,7] . D=======ER . . .. xchgq %r9, %r10
+# CHECK-NEXT: [0,8] . D==============ER . .. xchgq %r10, %r11
+# CHECK-NEXT: [0,9] . D=============ER . .. xchgq %r11, %r12
+# CHECK-NEXT: [0,10] . D=============ER . .. xchgq %r12, %r13
+# CHECK-NEXT: [0,11] . D==============ER. .. xchgq %r13, %r14
+# CHECK-NEXT: [0,12] . D====================ER xchgq %r14, %r15
+# CHECK-NEXT: [0,13] . D====================ER xchgq %r15, %rax
+
+# CHECK: Average Wait times (based on the timeline view):
+# CHECK-NEXT: [0]: Executions
+# CHECK-NEXT: [1]: Average time spent waiting in a scheduler's queue
+# CHECK-NEXT: [2]: Average time spent waiting in a scheduler's queue while ready
+# CHECK-NEXT: [3]: Average time elapsed from WB until retire stage
+
+# CHECK: [0] [1] [2] [3]
+# CHECK-NEXT: 0. 1 1.0 1.0 0.0 xchgq %rcx, %rax
+# CHECK-NEXT: 1. 1 1.0 0.0 0.0 xchgq %rcx, %rdx
+# CHECK-NEXT: 2. 1 1.0 0.0 0.0 xchgq %rdx, %rbp
+# CHECK-NEXT: 3. 1 1.0 1.0 0.0 xchgq %rbp, %rsi
+# CHECK-NEXT: 4. 1 8.0 7.0 0.0 xchgq %rsi, %rdi
+# CHECK-NEXT: 5. 1 8.0 0.0 0.0 xchgq %rdi, %r8
+# CHECK-NEXT: 6. 1 7.0 0.0 0.0 xchgq %r8, %r9
+# CHECK-NEXT: 7. 1 8.0 1.0 0.0 xchgq %r9, %r10
+# CHECK-NEXT: 8. 1 15.0 7.0 0.0 xchgq %r10, %r11
+# CHECK-NEXT: 9. 1 14.0 0.0 0.0 xchgq %r11, %r12
+# CHECK-NEXT: 10. 1 14.0 0.0 0.0 xchgq %r12, %r13
+# CHECK-NEXT: 11. 1 15.0 1.0 0.0 xchgq %r13, %r14
+# CHECK-NEXT: 12. 1 21.0 7.0 0.0 xchgq %r14, %r15
+# CHECK-NEXT: 13. 1 21.0 0.0 0.0 xchgq %r15, %rax
+# CHECK-NEXT: 1 9.6 1.8 0.0 <total>
More information about the llvm-commits
mailing list