[PATCH] D101871: [GlobalISel] Fix buildZExtInReg creating new register.
Vang Thao via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Tue May 4 16:43:26 PDT 2021
vangthao created this revision.
Herald added subscribers: hiraditya, rovka.
vangthao requested review of this revision.
Herald added a project: LLVM.
Herald added a subscriber: llvm-commits.
Fix a bug where buildZExtInReg will create and use a new register instead of using the register from parameter DstOp Res.
Repository:
rG LLVM Github Monorepo
https://reviews.llvm.org/D101871
Files:
llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp
Index: llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp
===================================================================
--- llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp
+++ llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp
@@ -492,7 +492,7 @@
LLT ResTy = Res.getLLTTy(*getMRI());
auto Mask = buildConstant(
ResTy, APInt::getLowBitsSet(ResTy.getScalarSizeInBits(), ImmOp));
- return buildAnd(ResTy, Op, Mask);
+ return buildAnd(Res, Op, Mask);
}
MachineInstrBuilder MachineIRBuilder::buildCast(const DstOp &Dst,
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D101871.342906.patch
Type: text/x-patch
Size: 537 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210504/8c6b76f5/attachment.bin>
More information about the llvm-commits
mailing list