[PATCH] D101834: [llvm][sve] Lowering for VLS MLOAD/MSTORE

[David Truby via Phabricator via llvm-commits]

DavidTruby created this revision.
Herald added subscribers: psnobl, hiraditya, tschuett.
Herald added a reviewer: efriedma.
DavidTruby requested review of this revision.
Herald added a project: LLVM.
Herald added a subscriber: llvm-commits.

This adds custom lowering for the MLOAD and MSTORE ISD nodes when
passed fixed length vectors in SVE. This is done by converting the
vectors to VLA vectors and using the VLA code generation.

Fixed length extending loads and truncating stores currently produce
correct code, but do not use the built in extend/truncate in the
load and store instructions. This will be fixed in a future patch.


Repository:
  rG LLVM Github Monorepo

https://reviews.llvm.org/D101834

Files:
  llvm/lib/Target/AArch64/AArch64ISelLowering.cpp
  llvm/lib/Target/AArch64/AArch64ISelLowering.h
  llvm/lib/Target/AArch64/AArch64TargetTransformInfo.h
  llvm/test/CodeGen/AArch64/sve-fixed-length-masked-loads.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D101834.342731.patch
Type: text/x-patch
Size: 37818 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210504/e5532929/attachment.bin>