[llvm] 325b454 - [RISCV] Precommit a test case that test accessing a fixed object when has rvv vector object existed

[via llvm-commits]

Author: luxufan
Date: 2021-04-30T10:35:03+08:00
New Revision: 325b454ed8d8165fe63c03883ce7a3de0ec990c9

URL: https://github.com/llvm/llvm-project/commit/325b454ed8d8165fe63c03883ce7a3de0ec990c9
DIFF: https://github.com/llvm/llvm-project/commit/325b454ed8d8165fe63c03883ce7a3de0ec990c9.diff

LOG: [RISCV] Precommit a test case that test accessing a fixed object when has rvv vector object existed

Differential Revision: https://reviews.llvm.org/D100284

Added: 
    

Modified: 
    llvm/test/CodeGen/RISCV/rvv/localvar.ll

Removed: 
    


################################################################################
diff  --git a/llvm/test/CodeGen/RISCV/rvv/localvar.ll b/llvm/test/CodeGen/RISCV/rvv/localvar.ll
index b155120064b9f..6b952496dc803 100644
--- a/llvm/test/CodeGen/RISCV/rvv/localvar.ll
+++ b/llvm/test/CodeGen/RISCV/rvv/localvar.ll
@@ -287,5 +287,23 @@ define void @local_var_m2_with_bp(i64 %n) {
   ret void
 }
 
+define i64 @fixed_object(i64 %0, i64 %1, i64 %2, i64 %3, i64 %4, i64 %5, i64 %6, i64 %7, i64 %8) nounwind {
+; RV64IV-LABEL: fixed_object:
+; RV64IV:       # %bb.0:
+; RV64IV-NEXT:    addi sp, sp, -32
+; RV64IV-NEXT:    csrr a0, vlenb
+; RV64IV-NEXT:    slli a0, a0, 3
+; RV64IV-NEXT:    sub sp, sp, a0
+; RV64IV-NEXT:    ld a0, 32(sp)
+; RV64IV-NEXT:    csrr a1, vlenb
+; RV64IV-NEXT:    slli a1, a1, 3
+; RV64IV-NEXT:    add sp, sp, a1
+; RV64IV-NEXT:    addi sp, sp, 32
+; RV64IV-NEXT:    ret
+  %fixed_size = alloca i32
+  %rvv_vector = alloca <vscale x 8 x i64>, align 8
+  ret i64 %8
+}
+
 declare void @notdead(i8*, <vscale x 16 x i8>*)
 declare void @notdead2(i8*, i32*, <vscale x 16 x i8>*)