[PATCH] D101414: [AMDGPU] Disable the scalar IR, SDWA and load store vectorizer passes at -O1

[Baptiste Saleil via Phabricator via llvm-commits]

bsaleil updated this revision to Diff 341619.
bsaleil added a comment.

Remove checks for the "Pass Arguments:" lines in the test case.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D101414/new/

https://reviews.llvm.org/D101414

Files:
  llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp
  llvm/test/CodeGen/AMDGPU/llc-pipeline.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D101414.341619.patch
Type: text/x-patch
Size: 52427 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210429/f9d948ba/attachment-0001.bin>