[PATCH] D101169: [AArch64][SVE] Use SIMD variant of INSR when scalar is the result of a vector extract

[Bradley Smith via Phabricator via llvm-commits]

This revision was automatically updated to reflect the committed changes.
Closed by commit rG354604a2a714: [AArch64][SVE] Use SIMD variant of INSR when scalar is the result of a vector… (authored by bsmith).

Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D101169/new/

https://reviews.llvm.org/D101169

Files:
  llvm/lib/Target/AArch64/SVEInstrFormats.td
  llvm/test/CodeGen/AArch64/sve-insr.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D101169.341468.patch
Type: text/x-patch
Size: 5159 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210429/1036268f/attachment-0001.bin>