[PATCH] D100824: [RISCV] Implement the vwcvt{u}.x.x.v/vncvt.x.x.w builtin.

Zakk Chen via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Sun Apr 25 20:16:05 PDT 2021

Previous message: [PATCH] D100824: [RISCV] Implement the vwcvt{u}.x.x.v/vncvt.x.x.w builtin.
Next message: [llvm] 457da7f - [SelectionDAG] Relax constraints on STEP_VECTOR step operand
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

khchen accepted this revision.
khchen added a comment.
This revision is now accepted and ready to land.

LGTM.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D100824/new/

https://reviews.llvm.org/D100824

Previous message: [PATCH] D100824: [RISCV] Implement the vwcvt{u}.x.x.v/vncvt.x.x.w builtin.
Next message: [llvm] 457da7f - [SelectionDAG] Relax constraints on STEP_VECTOR step operand
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list