[llvm] 83a3395 - [AMDGPU][NFC] Update auto-gen test
Piotr Sobczak via llvm-commits
llvm-commits at lists.llvm.org
Fri Apr 23 07:35:35 PDT 2021
Author: Piotr Sobczak
Date: 2021-04-23T16:33:16+02:00
New Revision: 83a3395b30d2158067ad31e9a7a3e0adfff74139
URL: https://github.com/llvm/llvm-project/commit/83a3395b30d2158067ad31e9a7a3e0adfff74139
DIFF: https://github.com/llvm/llvm-project/commit/83a3395b30d2158067ad31e9a7a3e0adfff74139.diff
LOG: [AMDGPU][NFC] Update auto-gen test
Most likely the "glc" was not added to the test when
the volatile loads started generating those bits.
Added:
Modified:
llvm/test/CodeGen/AMDGPU/multilevel-break.ll
Removed:
################################################################################
diff --git a/llvm/test/CodeGen/AMDGPU/multilevel-break.ll b/llvm/test/CodeGen/AMDGPU/multilevel-break.ll
index dcc61169112a..0b3b1e57072d 100644
--- a/llvm/test/CodeGen/AMDGPU/multilevel-break.ll
+++ b/llvm/test/CodeGen/AMDGPU/multilevel-break.ll
@@ -196,7 +196,7 @@ define amdgpu_kernel void @multi_if_break_loop(i32 %arg) #0 {
; GCN-NEXT: s_cbranch_execz BB1_9
; GCN-NEXT: BB1_2: ; %bb1
; GCN-NEXT: ; =>This Inner Loop Header: Depth=1
-; GCN-NEXT: buffer_load_dword v1, off, s[0:3], 0
+; GCN-NEXT: buffer_load_dword v1, off, s[0:3], 0 glc
; GCN-NEXT: s_waitcnt vmcnt(0)
; GCN-NEXT: v_cmp_gt_i32_e32 vcc, 1, v1
; GCN-NEXT: s_mov_b64 s[6:7], -1
@@ -213,7 +213,7 @@ define amdgpu_kernel void @multi_if_break_loop(i32 %arg) #0 {
; GCN-NEXT: s_cbranch_vccz BB1_5
; GCN-NEXT: ; %bb.4: ; %case1
; GCN-NEXT: ; in Loop: Header=BB1_2 Depth=1
-; GCN-NEXT: buffer_load_dword v2, off, s[0:3], 0
+; GCN-NEXT: buffer_load_dword v2, off, s[0:3], 0 glc
; GCN-NEXT: s_waitcnt vmcnt(0)
; GCN-NEXT: v_cmp_ge_i32_e32 vcc, v0, v2
; GCN-NEXT: s_mov_b64 s[8:9], 0
@@ -233,7 +233,7 @@ define amdgpu_kernel void @multi_if_break_loop(i32 %arg) #0 {
; GCN-NEXT: s_cbranch_vccz BB1_1
; GCN-NEXT: ; %bb.8: ; %case0
; GCN-NEXT: ; in Loop: Header=BB1_2 Depth=1
-; GCN-NEXT: buffer_load_dword v1, off, s[0:3], 0
+; GCN-NEXT: buffer_load_dword v1, off, s[0:3], 0 glc
; GCN-NEXT: s_waitcnt vmcnt(0)
; GCN-NEXT: s_mov_b64 s[8:9], 0
; GCN-NEXT: v_cmp_ge_i32_e32 vcc, v0, v1
More information about the llvm-commits
mailing list