[PATCH] D99272: [AArch64] Adds a pre-indexed paired Load/Store optimization for LDR-STR.

[Stelios Ioannou via Phabricator via llvm-commits]

stelios-arm updated this revision to Diff 339614.
stelios-arm marked 8 inline comments as done.
stelios-arm added a comment.

Addressed the comments made by @dmgreen (Thanks for the comments!)

1. Added more test cases
2. Refactoring
3. Added support for LDUR<>i<>Ri/STUR<>i
4. Changed the code so that the same Pre Ld/St Opcodes are not candidates to merge/pair.


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D99272/new/

https://reviews.llvm.org/D99272

Files:
  llvm/lib/Target/AArch64/AArch64InstrInfo.cpp
  llvm/lib/Target/AArch64/AArch64InstrInfo.h
  llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp
  llvm/test/CodeGen/AArch64/arm64-memset-inline.ll
  llvm/test/CodeGen/AArch64/ldrpre-ldr-merge.mir
  llvm/test/CodeGen/AArch64/strpre-str-merge.mir

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D99272.339614.patch
Type: text/x-patch
Size: 62406 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210422/39912700/attachment.bin>