[PATCH] D100566: [SCEV] Add a ad-hoc pattern on isImpliedCondBalancedTypes
JinGu Kang via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Thu Apr 22 02:41:16 PDT 2021
jaykang10 updated this revision to Diff 339540.
jaykang10 added a comment.
Following comments of @nikic, updated code and added unit tests.
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D100566/new/
https://reviews.llvm.org/D100566
Files:
llvm/lib/Analysis/ScalarEvolution.cpp
llvm/test/Transforms/IRCE/sibling_loops.ll
llvm/test/Transforms/IndVarSimplify/lftr-pr20680.ll
llvm/unittests/Analysis/ScalarEvolutionTest.cpp
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D100566.339540.patch
Type: text/x-patch
Size: 13159 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210422/eb0c22d3/attachment.bin>
More information about the llvm-commits
mailing list