[PATCH] D100050: [AIX] Remove unused vector registers from allocation order in the default AltiVec ABI

Zarko Todorovski via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Wed Apr 14 14:36:33 PDT 2021


ZarkoCA updated this revision to Diff 337563.
ZarkoCA added a comment.

-use getReservedRegs instead
-add correct callee saved regs for the default Altivec ABI in the AllReg calling convention case


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D100050/new/

https://reviews.llvm.org/D100050

Files:
  llvm/lib/Target/PowerPC/PPCCallingConv.td
  llvm/lib/Target/PowerPC/PPCRegisterInfo.cpp
  llvm/test/CodeGen/PowerPC/aix-dfltabi-rsrvd-reg.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D100050.337563.patch
Type: text/x-patch
Size: 9332 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210414/9693e9af/attachment.bin>


More information about the llvm-commits mailing list