[llvm] 0ba0a73 - [PPC] Regenerate PR27078 test checks

[Simon Pilgrim via llvm-commits]

Author: Simon Pilgrim
Date: 2021-04-01T18:11:46+01:00
New Revision: 0ba0a7315c4f74f48a75c6d793fbf6921b5cc460

URL: https://github.com/llvm/llvm-project/commit/0ba0a7315c4f74f48a75c6d793fbf6921b5cc460
DIFF: https://github.com/llvm/llvm-project/commit/0ba0a7315c4f74f48a75c6d793fbf6921b5cc460.diff

LOG: [PPC] Regenerate PR27078 test checks

Added: 
    

Modified: 
    llvm/test/CodeGen/PowerPC/pr27078.ll

Removed: 
    


################################################################################
diff  --git a/llvm/test/CodeGen/PowerPC/pr27078.ll b/llvm/test/CodeGen/PowerPC/pr27078.ll
index 57441f10d77fa..3041f57f1d13d 100644
--- a/llvm/test/CodeGen/PowerPC/pr27078.ll
+++ b/llvm/test/CodeGen/PowerPC/pr27078.ll
@@ -1,6 +1,27 @@
+; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
 ; RUN: llc -verify-machineinstrs -mtriple=powerpc64-linux-gnu -mcpu=pwr8 -mattr=+vsx < %s | FileCheck %s
 
 define <4 x float> @bar(float* %p, float* %q) {
+; CHECK-LABEL: bar:
+; CHECK:       # %bb.0:
+; CHECK-NEXT:    lxvw4x 0, 0, 3
+; CHECK-NEXT:    lxvw4x 1, 0, 4
+; CHECK-NEXT:    li 5, 16
+; CHECK-NEXT:    lxvw4x 2, 3, 5
+; CHECK-NEXT:    lxvw4x 3, 4, 5
+; CHECK-NEXT:    li 5, 32
+; CHECK-NEXT:    lxvw4x 4, 4, 5
+; CHECK-NEXT:    xvsubsp 0, 1, 0
+; CHECK-NEXT:    lxvw4x 1, 3, 5
+; CHECK-NEXT:    xvsubsp 34, 3, 2
+; CHECK-NEXT:    xvsubsp 35, 4, 1
+; CHECK-NEXT:    xxsldwi 36, 0, 0, 1
+; CHECK-NEXT:    vmrglw 2, 4, 2
+; CHECK-NEXT:    vmrghw 3, 3, 3
+; CHECK-NEXT:    xxsldwi 0, 36, 34, 3
+; CHECK-NEXT:    xxsldwi 0, 35, 0, 3
+; CHECK-NEXT:    xxsldwi 34, 0, 0, 1
+; CHECK-NEXT:    blr
   %1 = bitcast float* %p to <12 x float>*
   %2 = bitcast float* %q to <12 x float>*
   %3 = load <12 x float>, <12 x float>* %1, align 16
@@ -8,12 +29,4 @@ define <4 x float> @bar(float* %p, float* %q) {
   %5 = fsub <12 x float> %4, %3
   %6 = shufflevector <12 x float> %5, <12 x float> undef, <4 x i32> <i32 0, i32 3, i32 6, i32 9>
   ret <4 x float>  %6
-
-; CHECK: xxsldwi
-; CHECK-DAG: vmrghw
-; CHECK-DAG: vmrglw
-; CHECK-NEXT: xxsldwi
-; CHECK-NEXT: xxsldwi
-; CHECK-NEXT: xxsldwi
-; CHECK-NEXT: blr
 }